Impact on gate oxide material of inverted ‘T’ Junctionless FinFET at 22 nm technology node

B. Vandana, J. Das, S. K. Mohapatra, M. Jyothi
{"title":"Impact on gate oxide material of inverted ‘T’ Junctionless FinFET at 22 nm technology node","authors":"B. Vandana, J. Das, S. K. Mohapatra, M. Jyothi","doi":"10.1109/IEMENTECH.2017.8076957","DOIUrl":null,"url":null,"abstract":"The paper investigates the impact of effective oxide thickness (EOT) on inverted ‘T’ Junctionless FinFET (JLT) on an SOI platform. Due to the scaling trends the isolation at gate/channel interface is important to understand; accordingly an EOT with 1 and 1.5 nm is used in our simulation work. With the fixed EOT values the physical oxide thickness are calculated for different dielectric materials and short channel parameters along with analog performances are investigated. At nanoscale regime, JLTs are predominant with uniform high doping concentration with no doping gradients, and the bulk conduction mechanism is preferred. The two parameters VTH extraction method and the ratio TK/LG are included which significantly down scale the short channel effects (SCEs).","PeriodicalId":411574,"journal":{"name":"2017 1st International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 1st International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMENTECH.2017.8076957","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The paper investigates the impact of effective oxide thickness (EOT) on inverted ‘T’ Junctionless FinFET (JLT) on an SOI platform. Due to the scaling trends the isolation at gate/channel interface is important to understand; accordingly an EOT with 1 and 1.5 nm is used in our simulation work. With the fixed EOT values the physical oxide thickness are calculated for different dielectric materials and short channel parameters along with analog performances are investigated. At nanoscale regime, JLTs are predominant with uniform high doping concentration with no doping gradients, and the bulk conduction mechanism is preferred. The two parameters VTH extraction method and the ratio TK/LG are included which significantly down scale the short channel effects (SCEs).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
22nm工艺节点对倒“T”型无结FinFET栅极氧化材料的影响
本文研究了有效氧化物厚度(EOT)对SOI平台上倒“T”型无结FinFET (JLT)的影响。由于缩放趋势,理解门/通道接口的隔离是很重要的;因此,在我们的模拟工作中使用了1和1.5 nm的EOT。在确定EOT值的情况下,计算了不同介质材料的物理氧化物厚度,研究了短通道参数及其模拟性能。在纳米尺度下,jlt以均匀的高掺杂浓度和无掺杂梯度为主,以体传导机制为主。采用VTH提取方法和TK/LG比值两个参数,显著减小了短信道效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An efficient algorithm for coverage hole detection and healing in wireless sensor networks Design of Half Mode Substrate Integrated Waveguide (HMSIW) filter with series Defective Microstrip Structure (DMS) for Ku band operation Substrate integrated waveguide antennas and arrays Fault detection in direct current transmission lines using discrete fourier transform from single terminal current signals A direct microstrip line feed hemispherical dielectric resonator antenna array
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1