A balancing method for low Ron and high Vth normally-off GaN MISFET by preserving a damage-free thin AlGaN barrier layer

Jialin Zhang, Liang He, Liuan Li, Y. Ni, Taotao Que, Zhenxing Liu, Wenjing Wang, Jiexin Zheng, Yanfen Huang, J. Chen, Xin Gu, Yawen Zhao, Lei He, Zhisheng Wu, Yang Liu
{"title":"A balancing method for low Ron and high Vth normally-off GaN MISFET by preserving a damage-free thin AlGaN barrier layer","authors":"Jialin Zhang, Liang He, Liuan Li, Y. Ni, Taotao Que, Zhenxing Liu, Wenjing Wang, Jiexin Zheng, Yanfen Huang, J. Chen, Xin Gu, Yawen Zhao, Lei He, Zhisheng Wu, Yang Liu","doi":"10.1109/ISPSD.2018.8393643","DOIUrl":null,"url":null,"abstract":"Partially AlGaN recessed scheme based on selective area growth was experimentally demonstrated to improve the performance of normally-off GaN MISFET. The damage-free thin AlGaN barrier layer with lower Al-content in recessed region contributes to a positive Vth shift compared with the reference one (from 1.8 V to 2.5 V). At the same time this method realizes a high peak μκΣ of 2033 cm2/V·s and a low gate channel sheet resistance of 519 Ω/□ (@Vg = 12 V), which is a significant improvement compared with the fully recessed-gate device. The higher Al-contents AlGaN barrier layer regrown in accessed region is adopted to maintain high-conductivity 2DEG transport property. As a result, a maximum drain current of 645 mA/mm and a low on-resistance of 6.8 Ω-mni are obtained. The GaN MISFET also exhibits a low hysteresis, low gate leakage and slight current collapse. This technique could fabricate very promising normally-off GaN devices by designing thickness and Al-content of the controllable-growth thin AlGaN barrier layer.","PeriodicalId":166809,"journal":{"name":"2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2018.8393643","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Partially AlGaN recessed scheme based on selective area growth was experimentally demonstrated to improve the performance of normally-off GaN MISFET. The damage-free thin AlGaN barrier layer with lower Al-content in recessed region contributes to a positive Vth shift compared with the reference one (from 1.8 V to 2.5 V). At the same time this method realizes a high peak μκΣ of 2033 cm2/V·s and a low gate channel sheet resistance of 519 Ω/□ (@Vg = 12 V), which is a significant improvement compared with the fully recessed-gate device. The higher Al-contents AlGaN barrier layer regrown in accessed region is adopted to maintain high-conductivity 2DEG transport property. As a result, a maximum drain current of 645 mA/mm and a low on-resistance of 6.8 Ω-mni are obtained. The GaN MISFET also exhibits a low hysteresis, low gate leakage and slight current collapse. This technique could fabricate very promising normally-off GaN devices by designing thickness and Al-content of the controllable-growth thin AlGaN barrier layer.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种通过保留无损伤的薄AlGaN势垒层来平衡低Ron和高Vth正常关断GaN MISFET的方法
实验证明了基于选择性面积生长的部分AlGaN嵌入方案可以提高正常关闭GaN MISFET的性能。与参考器件相比,凹区al含量较低且无损伤的AlGaN薄势垒层的Vth位移为正(从1.8 V到2.5 V),同时该方法实现了2033 cm2/V·s的峰值μκΣ和519 Ω/□(@Vg = 12 V)的低栅极沟道片电阻,与全凹栅器件相比有了显著提高。采用高al含量的AlGaN势垒层再生通路区域,以保持高电导率2DEG输运性能。因此,获得了645 mA/mm的最大漏极电流和6.8 Ω-mni的低导通电阻。GaN MISFET还具有低迟滞、低漏极和轻微的电流崩溃。该技术可以通过设计可控制生长的薄AlGaN势垒层的厚度和al含量来制造非常有前途的正常关闭的GaN器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
CMOS bi-directional ultra-wideband galvanically isolated die-to-die communication utilizing a double-isolated transformer Local lifetime control for enhanced ruggedness of HVDC thyristors P-gate GaN HEMT gate-driver design for joint optimization of switching performance, freewheeling conduction and short-circuit robustness Influence of the off-state gate-source voltage on the transient drain current response of SiC MOSFETs Reduction of RonA retaining high threshold voltage in SiC DioMOS by improved channel design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1