Architecture and circuit design for DSP-ASIC

O. Vainio, H. Tenhunen, J. Nurmi
{"title":"Architecture and circuit design for DSP-ASIC","authors":"O. Vainio, H. Tenhunen, J. Nurmi","doi":"10.1109/EASIC.1990.207910","DOIUrl":null,"url":null,"abstract":"The two alternative design approaches discussed in this paper are dedicated DSP architectures and the core processor based design methodology. By the development of area-efficient high resolution A/D converters, it has become feasible to integrate the analog interface on the same chip with the DSP operations. However, lack of an interdisciplinary high-level CAE environment tends to lengthen the design times of DSP-ASICs.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] EURO ASIC `90","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EASIC.1990.207910","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The two alternative design approaches discussed in this paper are dedicated DSP architectures and the core processor based design methodology. By the development of area-efficient high resolution A/D converters, it has become feasible to integrate the analog interface on the same chip with the DSP operations. However, lack of an interdisciplinary high-level CAE environment tends to lengthen the design times of DSP-ASICs.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
DSP-ASIC的结构与电路设计
本文讨论的两种设计方法是专用DSP架构和基于核心处理器的设计方法。随着面积高效、高分辨率A/D转换器的发展,将模拟接口与DSP操作集成在同一芯片上成为可能。然而,缺乏跨学科的高级CAE环境往往会延长dsp - asic的设计时间
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Built-in self-test for generated blocks in an ASIC environment Automatic synthesis of mu programmed controllers Latch-up characterization of semicustom using ATE KIM 20: a symbolic RISC microprocessor for embedded advanced control Layout automation of CMOS analog building blocks with CADENCE
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1