1000 frame/sec Stereo Matching VLSI Processor with Adaptive Window-Size Control

M. Hariyama, N. Yokoyama, M. Kameyama
{"title":"1000 frame/sec Stereo Matching VLSI Processor with Adaptive Window-Size Control","authors":"M. Hariyama, N. Yokoyama, M. Kameyama","doi":"10.1109/ASSCC.2006.357867","DOIUrl":null,"url":null,"abstract":"This paper presents a 1000-frame/sec stereo-matching VLSI for adaptive window-size control. To reduce the computational amount, the algorithm uses images divided into non-overlapping regions. The matching result is iteratively refined by reducing a window size. Window-parallel and pixel-parallel architecture is proposed to achieve to exploit the potential parallelism.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2006.357867","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents a 1000-frame/sec stereo-matching VLSI for adaptive window-size control. To reduce the computational amount, the algorithm uses images divided into non-overlapping regions. The matching result is iteratively refined by reducing a window size. Window-parallel and pixel-parallel architecture is proposed to achieve to exploit the potential parallelism.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有自适应窗口大小控制的1000帧/秒立体声匹配VLSI处理器
提出了一种用于自适应窗口大小控制的1000帧/秒立体匹配VLSI。为了减少计算量,算法将图像划分为不重叠的区域。通过减少窗口大小来迭代地改进匹配结果。为了开发潜在的并行性,提出了窗口并行和像素并行的架构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
ESD Protection Design by Using Only 1×VDD Low-Voltage Devices for Mixed-Voltage I/O Buffers with 3×VDD Input Tolerance A Digitally Calibrated Current-Voltage Feedback Transconductor in 0.13-μm CMOS Process A Wide-Range Burst Mode Clock and Data Recovery Circuit A 2.4-GHz CMOS Driver Amplifier Based on Multiple-Gated Transistor and Resistive Source Degeneration for Mobile WiMAX Design of a Dual-Mode NoC Router Integrated with Network Interface for AMBA-based IPs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1