{"title":"Experiences teaching design automation in the introductory level course","authors":"Yong Y. Li","doi":"10.1109/MSE.1997.612549","DOIUrl":null,"url":null,"abstract":"\"Logic and Digital Design\" is an introductory level course for electrical engineering students at the Department of Electrical Engineering, University of Wisconsin-Platteville. This paper describes the development of using design automation tools in the course. Since Fall 1993, a realistic design environment has been created. Through laboratory work and a comprehensive final project, not only students have learned fundamental knowledge of the logic and digital design, but also they have used the extensive facilities in the laboratory to undertake the design and integration of state machine. In the course, several tools have been introduced gradually, which include schematic capture tools (OrCAD, MAX+PLUS II), simulation tool (SYNOPSYS, MAX+PLUS II) hardware design language and synthesis (AHDL, Programmer). At the end of the course, each student is required to design, test and implement and demonstrate his/her own state machine using CPLD devices (ALTERA). This paper also describes the accomplishments of the student projects during the academic year of 1996.","PeriodicalId":120048,"journal":{"name":"Proceedings of International Conference on Microelectronic Systems Education","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-07-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Conference on Microelectronic Systems Education","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.1997.612549","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
"Logic and Digital Design" is an introductory level course for electrical engineering students at the Department of Electrical Engineering, University of Wisconsin-Platteville. This paper describes the development of using design automation tools in the course. Since Fall 1993, a realistic design environment has been created. Through laboratory work and a comprehensive final project, not only students have learned fundamental knowledge of the logic and digital design, but also they have used the extensive facilities in the laboratory to undertake the design and integration of state machine. In the course, several tools have been introduced gradually, which include schematic capture tools (OrCAD, MAX+PLUS II), simulation tool (SYNOPSYS, MAX+PLUS II) hardware design language and synthesis (AHDL, Programmer). At the end of the course, each student is required to design, test and implement and demonstrate his/her own state machine using CPLD devices (ALTERA). This paper also describes the accomplishments of the student projects during the academic year of 1996.