High Speed-Low Power GNRFET based Digital to Analog Converters for ULSI applications

Mounica Patnala, T. Ytterdal, M. Rizkalla
{"title":"High Speed-Low Power GNRFET based Digital to Analog Converters for ULSI applications","authors":"Mounica Patnala, T. Ytterdal, M. Rizkalla","doi":"10.1109/NAECON46414.2019.9057977","DOIUrl":null,"url":null,"abstract":"In this papr, A 2-bit, 3-bit, and 4-bit DACs using newly emerged transistor technology known as Graphene Nano Ribbon Field Effect Transistor (GNRFET) technology were developed. A channel length of 10nm for the GNRFET device with supply voltage of 0.7V was incorporated in the design and simulated via ADS (Advanced Digital System) platform. Biasing with current mirror topology was used for highly efficient small size implementation. The power consumption was analyzed for all three devices. The design showed a full range linear input region within the 0.7 V supply. The signal to noise distortion ratio (SNDR) was 25.8 for the 4-bit DAC. The findings of this design conclude that the proposed DAC is more suitable for high speed nano electromechanical systems (NEMs), computer architecture and memory cells, among other applications.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"2008 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON46414.2019.9057977","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this papr, A 2-bit, 3-bit, and 4-bit DACs using newly emerged transistor technology known as Graphene Nano Ribbon Field Effect Transistor (GNRFET) technology were developed. A channel length of 10nm for the GNRFET device with supply voltage of 0.7V was incorporated in the design and simulated via ADS (Advanced Digital System) platform. Biasing with current mirror topology was used for highly efficient small size implementation. The power consumption was analyzed for all three devices. The design showed a full range linear input region within the 0.7 V supply. The signal to noise distortion ratio (SNDR) was 25.8 for the 4-bit DAC. The findings of this design conclude that the proposed DAC is more suitable for high speed nano electromechanical systems (NEMs), computer architecture and memory cells, among other applications.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于ULSI应用的高速低功率GNRFET数模转换器
本文采用新型晶体管技术石墨烯纳米带场效应晶体管(GNRFET)技术开发了2位、3位和4位dac。设计中引入了电源电压为0.7V、通道长度为10nm的GNRFET器件,并通过ADS (Advanced Digital System)平台进行了仿真。采用电流镜像拓扑进行偏置,实现了高效率的小尺寸实现。对这三种设备的功耗进行了分析。该设计显示了0.7 V电源内的全范围线性输入区域。4位DAC的信噪比(SNDR)为25.8。本设计的研究结果表明,所提出的DAC更适合高速纳米机电系统(nem)、计算机体系结构和存储单元等应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Physical Cyber-Security of SCADA Systems Cluster-Based Hungarian Approach to Task Allocation for Unmanned Aerial Vehicles Privacy Preserving Medium Access Control Protocol for wireless Body Area Sensor Networks Gaussian Beam Propagation Through Turbulent Atmosphere using Second-Order Split-Step Algorithm A generalized equivalent circuit model for large-scale battery packs with cell-to-cell variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1