A novel high speed asynchronous scalable variable-length self-routing packet switch

Ting-Yuan Wang, Kun-Tso Chen, Hsien-Po Shiang, Min Yang, H. Tsao, Jingshown Wu
{"title":"A novel high speed asynchronous scalable variable-length self-routing packet switch","authors":"Ting-Yuan Wang, Kun-Tso Chen, Hsien-Po Shiang, Min Yang, H. Tsao, Jingshown Wu","doi":"10.1109/APCC.2003.1274287","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a novel high-speed asynchronous scalable variable-length self-routing packet switch, called NTU-II switch. The architecture is based on a multi-plane crossbar structure with a self-routing switch element. Contrary to conventional crossbar switches, the proposed switch does not need any central controller, complex scheduling schemes, speedup mechanism, or arbiter. The routing mechanism works in each self-routing switch element independently and uses polling handshaking protocol to transfer packets between internal circuits. Therefore, the modular design, high scalability, and asynchronous transfer become possible and easier. The throughput of the proposed switch is analyzed and simulated. Owing to the sub-switch plane mechanism, the throughput of a four plane switch without input port expansion can easily reach 100% simulated in both uniform distribution input traffic and hot spot input traffic model. The architecture has been verified in 100 Mbps Ethernet system with FPGA, and completely simulated in 1 Gb/s (IEEE 802.3z) Ethernet system with FPGA (VirtexII vc2v3000fg676-4, Xilinx Corp.). Because of its simplicity and scalable design, the proposed switch also may be implemented by VLSI technology to meet the 10 Gb/s (IEEE802.3ae) Ethernet switch requirements.","PeriodicalId":277507,"journal":{"name":"9th Asia-Pacific Conference on Communications (IEEE Cat. No.03EX732)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"9th Asia-Pacific Conference on Communications (IEEE Cat. No.03EX732)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCC.2003.1274287","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we propose a novel high-speed asynchronous scalable variable-length self-routing packet switch, called NTU-II switch. The architecture is based on a multi-plane crossbar structure with a self-routing switch element. Contrary to conventional crossbar switches, the proposed switch does not need any central controller, complex scheduling schemes, speedup mechanism, or arbiter. The routing mechanism works in each self-routing switch element independently and uses polling handshaking protocol to transfer packets between internal circuits. Therefore, the modular design, high scalability, and asynchronous transfer become possible and easier. The throughput of the proposed switch is analyzed and simulated. Owing to the sub-switch plane mechanism, the throughput of a four plane switch without input port expansion can easily reach 100% simulated in both uniform distribution input traffic and hot spot input traffic model. The architecture has been verified in 100 Mbps Ethernet system with FPGA, and completely simulated in 1 Gb/s (IEEE 802.3z) Ethernet system with FPGA (VirtexII vc2v3000fg676-4, Xilinx Corp.). Because of its simplicity and scalable design, the proposed switch also may be implemented by VLSI technology to meet the 10 Gb/s (IEEE802.3ae) Ethernet switch requirements.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型高速异步可伸缩变长自路由分组交换机
本文提出了一种新型高速异步可扩展变长自路由分组交换机NTU-II。该体系结构基于带有自路由开关元件的多平面横杆结构。与传统的交叉交换机不同,该交换机不需要任何中央控制器、复杂的调度方案、加速机制或仲裁器。路由机制在每个自路由交换机元件中独立工作,并使用轮询握手协议在内部电路之间传输数据包。因此,模块化设计、高可扩展性、异步传输成为可能,也更容易实现。对该交换机的吞吐量进行了分析和仿真。由于子交换平面的机制,在不扩展输入端口的情况下,四平面交换机的吞吐量在均匀分布输入流量模型和热点输入流量模型中都可以很容易地达到100%的模拟。该架构已在100mbps的FPGA以太网系统中进行了验证,并在1gb /s (IEEE 802.3z)的FPGA以太网系统(VirtexII vc2v3000fg676-4, Xilinx公司)中进行了完整的仿真。由于其简单和可扩展的设计,所提出的交换机也可以通过VLSI技术实现,以满足10gb /s (IEEE802.3ae)以太网交换机的要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effectiveness of information systems security in IT organizations in Malaysia Minimization of the PAPR of OFDM by linear systematic block coding Analysis of fiber Bragg gratings apodized with linearly approximated segmented Gaussian function Design and implementation of autonomous distributed secret sharing storage system Low power design of block FIR filtering for high throughput rate applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1