Design space exploration for energy-efficient secure sensor network

Lin Yuan, G. Qu
{"title":"Design space exploration for energy-efficient secure sensor network","authors":"Lin Yuan, G. Qu","doi":"10.1109/ASAP.2002.1030707","DOIUrl":null,"url":null,"abstract":"We consider two of the most important design issues for distributed sensor networks in the battlefield: security for communication in such hostile terrain; and energy efficiency because of the battery's limited capacity and the impracticality of recharging. Communication security is normally provided by encryption, i.e. data are encrypted before transmission and are decrypted first on reception. We exploit the secure sensor network design space for energy efficiency by investigating different microprocessors coupled with various public key algorithms. We propose a power control mechanism for sensors to operate in an energy-efficient fashion using the newly developed dynamical voltage scaling (DVS) technique. In particular we consider multiple voltage processors and insert additional information into the communication channel to guide the selection of proper voltages for data decryption/encryption and processing in order to reduce the total computational energy consumption. We experiment several encryption standards on a broad range of embedded processors and simulate the behavior of the sensor network to show that the sensor's lifetime can be extended substantially.","PeriodicalId":424082,"journal":{"name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","volume":"130 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-07-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"95","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASAP.2002.1030707","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 95

Abstract

We consider two of the most important design issues for distributed sensor networks in the battlefield: security for communication in such hostile terrain; and energy efficiency because of the battery's limited capacity and the impracticality of recharging. Communication security is normally provided by encryption, i.e. data are encrypted before transmission and are decrypted first on reception. We exploit the secure sensor network design space for energy efficiency by investigating different microprocessors coupled with various public key algorithms. We propose a power control mechanism for sensors to operate in an energy-efficient fashion using the newly developed dynamical voltage scaling (DVS) technique. In particular we consider multiple voltage processors and insert additional information into the communication channel to guide the selection of proper voltages for data decryption/encryption and processing in order to reduce the total computational energy consumption. We experiment several encryption standards on a broad range of embedded processors and simulate the behavior of the sensor network to show that the sensor's lifetime can be extended substantially.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
节能安全传感器网络的设计空间探索
我们考虑了战场上分布式传感器网络的两个最重要的设计问题:在这种恶劣地形下的通信安全;还有能源效率,因为电池容量有限,充电也不现实。通信安全通常由加密提供,即数据在传输前加密,接收时先解密。我们通过研究与各种公钥算法相结合的不同微处理器,利用安全传感器网络设计空间来提高能源效率。我们提出了一种功率控制机制,使传感器使用新开发的动态电压缩放(DVS)技术以节能的方式运行。特别地,我们考虑了多个电压处理器,并在通信信道中插入额外的信息来指导选择合适的电压进行数据解密/加密和处理,以减少总计算能耗。我们在广泛的嵌入式处理器上实验了几种加密标准,并模拟了传感器网络的行为,以表明传感器的使用寿命可以大大延长。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
4.00
自引率
0.00%
发文量
0
期刊最新文献
Low power memory design Implementation of a single chip, pipelined, complex, one-dimensional fast Fourier transform in 0.25 /spl mu/m bulk CMOS Instruction stream mutation for non-deterministic processors New results on array contraction [memory optimization] Predictable instruction caching for media processors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1