Poly-Silicon gate pre-doping implantation impact on MOSFET matching performances

Y. Joly, J. Delalleau, L. Lopez, J. Portal, H. Aziza, Y. Bert, F. Julien, P. Fornara
{"title":"Poly-Silicon gate pre-doping implantation impact on MOSFET matching performances","authors":"Y. Joly, J. Delalleau, L. Lopez, J. Portal, H. Aziza, Y. Bert, F. Julien, P. Fornara","doi":"10.1109/DTIS.2011.5941437","DOIUrl":null,"url":null,"abstract":"This paper demonstrates how poly-Silicon gate pre-doping implantation impacts MOS matching performances. Measurements are performed on test structures (MOS pairs / capacitors) and analog circuits, using five different processes with pre-doping implantation energy variation (from 35 to 10 KeV) and tilt variation (7° and 25°). TCAD simulations validate a channel counter-doping due to high pre-doping implantation energy causing mismatch degradation.","PeriodicalId":409387,"journal":{"name":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2011.5941437","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper demonstrates how poly-Silicon gate pre-doping implantation impacts MOS matching performances. Measurements are performed on test structures (MOS pairs / capacitors) and analog circuits, using five different processes with pre-doping implantation energy variation (from 35 to 10 KeV) and tilt variation (7° and 25°). TCAD simulations validate a channel counter-doping due to high pre-doping implantation energy causing mismatch degradation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多晶硅栅极预掺杂注入对MOSFET匹配性能的影响
本文论证了多晶硅栅极预掺杂注入对MOS匹配性能的影响。在测试结构(MOS对/电容器)和模拟电路上进行了测量,使用五种不同的工艺,掺杂前注入能量变化(从35到10 KeV)和倾斜变化(7°和25°)。TCAD仿真验证了由于高掺杂前注入能量导致失配退化的通道反掺杂。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A test solution for oxide thickness variations in the ATMEL TSTAC™ eFlash technology Low-overhead two-dimensional test pattern generation The design of logic gates using Single Electron Box (SEB) Nano-Devices A mixed signal multiplier using A2 binary representation dedicated to neural networks applications New transient detection circuit to detect ESD-induced disturbance for automatic recovery design in display panels
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1