V. Boscaino, G. Di Blasi, P. Livreri, F. Marino, M. Minieri
{"title":"A novel digital control for DC/DC converters to improve steady-state performances","authors":"V. Boscaino, G. Di Blasi, P. Livreri, F. Marino, M. Minieri","doi":"10.1109/INTLEC.2006.251653","DOIUrl":null,"url":null,"abstract":"This paper describes an innovative digital PWM control implementation for low voltage, high current DC-DC converters. The proposed technique, based on the use of a low resolution DAC, improves steady-state performances, minimizing limit cycle effects. The novel technique is tested on a FPGA-based single phase buck converter operating at 250 kHz. A detailed description of the proposed architecture is given and test results, simulation and experimental ones, are shown","PeriodicalId":356699,"journal":{"name":"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INTLEC.2006.251653","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This paper describes an innovative digital PWM control implementation for low voltage, high current DC-DC converters. The proposed technique, based on the use of a low resolution DAC, improves steady-state performances, minimizing limit cycle effects. The novel technique is tested on a FPGA-based single phase buck converter operating at 250 kHz. A detailed description of the proposed architecture is given and test results, simulation and experimental ones, are shown