A Wide-Bandwidth Low-Voltage Pll for Powerpc Microprocessors

Proceedings of 1994 IEEE Symposium on VLSI Circuits Pub Date : 1994-06-09 DOI:10.1109/VLSIC.1994.586200

J. Alvarez, Hector Sanchez, G. Gerosa, C. Hanke, Roger Countryman, S. Thadasina

引用次数: 1

Abstract

A 3.3 V Phase-Locked-Loop (PLL) clock synthesizer implemented in 0.5 μm CMOS technology is described. The PLL support internal to external clock frequency ratios of 1, 1.5, 2, 3, and 4 as well as numerous static power down modes for PowerPC microprocessors. The CPU clock lock range spans from 6 to 175 MHz. Lock times below 15 μs, PLL power dissipation below 10 mW as well as phase error and jitter below ±100 ps have been measured. The total area of the PLL is 0.52 mm 2

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

用于Powerpc微处理器的宽带低压锁相环

介绍了一种采用0.5 μm CMOS技术实现的3.3 V锁相环(PLL)时钟合成器。锁相环支持1、1.5、2、3和4的内部到外部时钟频率比，以及PowerPC微处理器的许多静态断电模式。CPU时钟锁定范围从6到175 MHz。锁相时间小于15 μs，锁相功耗小于10 mW，相位误差和抖动小于±100 ps。锁相环的总面积为0.52 mm 2

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings of 1994 IEEE Symposium on VLSI Circuits

自引率

0.00%

发文量