Design of a voltage comparator using for switching regulator

Yuanjie Bin, F. Quanyuan
{"title":"Design of a voltage comparator using for switching regulator","authors":"Yuanjie Bin, F. Quanyuan","doi":"10.1109/ICASIC.2007.4415715","DOIUrl":null,"url":null,"abstract":"In this paper, a comparator used for switching regulator is presented. This design uses a bias stage with the structure of negative feedback to get more stable DC bias voltages. The comparator is formed by 3 stages: input stage, a emitter coupled differential pair; middle stage, a folded cascode amplifier and output stage be consisted by a Active Load Inverter. These simulation result shown in this paper is got by Hspice with a 0.6 um CMOS technologies and 3.6 V power supply.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415715","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a comparator used for switching regulator is presented. This design uses a bias stage with the structure of negative feedback to get more stable DC bias voltages. The comparator is formed by 3 stages: input stage, a emitter coupled differential pair; middle stage, a folded cascode amplifier and output stage be consisted by a Active Load Inverter. These simulation result shown in this paper is got by Hspice with a 0.6 um CMOS technologies and 3.6 V power supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于开关稳压器的电压比较器的设计
本文介绍了一种用于开关稳压器的比较器。本设计采用负反馈结构的偏置级,以获得更稳定的直流偏置电压。所述比较器由3级组成:输入级、射极耦合差分对;中间级为折叠级联放大器,输出级由有源负载逆变器组成。本文所示的仿真结果是通过Hspice采用0.6 um CMOS技术和3.6 V电源得到的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Leakage power reduction through dual Vth assignment considering threshold voltage variation Software defined cognitive radios Multi-level signaling for energy-efficient on-chip interconnects An efficient transformation method for DFRM expansions Design, implementation and testing of an IEEE 802.11 b/g baseband chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1