Open-Source RISC-V Processor IP Cores for FPGAs — Overview and Evaluation

R. Höller, Dominic Haselberger, Dominik Ballek, Peter Rössler, Markus Krapfenbauer, M. Linauer
{"title":"Open-Source RISC-V Processor IP Cores for FPGAs — Overview and Evaluation","authors":"R. Höller, Dominic Haselberger, Dominik Ballek, Peter Rössler, Markus Krapfenbauer, M. Linauer","doi":"10.1109/MECO.2019.8760205","DOIUrl":null,"url":null,"abstract":"Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their invention in the 1980s. The increasing number of available on chip logic resources on one hand and on the other hand a decrease in part costs let the FPGA market grow steadily in recent years. It comes thus at no surprise that more and more microprocessors are integrated into programmable logic devices as they represent the central functionality in many digital systems. In parallel to these technological developments the open-source hardware community grew steadily in the last two decades. More than hundred open-source CPU cores can thus be found and selecting a core for a design project has to be done with care. In this work we thus want to focus on open-source 32-bit CPU IP cores suitable for FPGAs and which support the upcoming free and open RISC-V instruction set architecture that has some interesting advantages when compared to commercial CPU cores (as will be outlined in the paper). An overview on available projects and activities will be given and evaluation results for a selection of cores will be presented.","PeriodicalId":141324,"journal":{"name":"2019 8th Mediterranean Conference on Embedded Computing (MECO)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 8th Mediterranean Conference on Embedded Computing (MECO)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MECO.2019.8760205","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25

Abstract

Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their invention in the 1980s. The increasing number of available on chip logic resources on one hand and on the other hand a decrease in part costs let the FPGA market grow steadily in recent years. It comes thus at no surprise that more and more microprocessors are integrated into programmable logic devices as they represent the central functionality in many digital systems. In parallel to these technological developments the open-source hardware community grew steadily in the last two decades. More than hundred open-source CPU cores can thus be found and selecting a core for a design project has to be done with care. In this work we thus want to focus on open-source 32-bit CPU IP cores suitable for FPGAs and which support the upcoming free and open RISC-V instruction set architecture that has some interesting advantages when compared to commercial CPU cores (as will be outlined in the paper). An overview on available projects and activities will be given and evaluation results for a selection of cores will be presented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
fpga的开源RISC-V处理器IP核-概述和评估
半导体小型化的进步是现场可编程门阵列(fpga)自20世纪80年代发明以来的重要推动力。一方面是片上可用逻辑资源的增加,另一方面是部分成本的降低,使得FPGA市场近年来稳步增长。因此,越来越多的微处理器被集成到可编程逻辑器件中就不足为奇了,因为它们代表了许多数字系统的核心功能。在这些技术发展的同时,开源硬件社区在过去二十年中稳步增长。因此,可以找到100多个开源CPU内核,为设计项目选择一个内核必须谨慎。因此,在这项工作中,我们希望将重点放在适合fpga的开源32位CPU IP内核上,并支持即将推出的免费和开放的RISC-V指令集架构,与商业CPU内核相比,该架构具有一些有趣的优势(如本文所述)。将对现有项目和活动进行概述,并介绍对选定核心的评价结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
E-Learning Tool to Enhance Technological Pedagogical Content Knowledge A scalable Echo State Networks hardware generator for embedded systems using high-level synthesis Exploiting Task-based Parallelism in Application Loops E-health Card Information System: Case Study Health Insurance Fund of Montenegro Smart Universal Multifunctional Digital Terminal/Portal Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1