{"title":"Accelerating MPSoC Simulation Using Parallel SystemC and Processor Sleep Models","authors":"Jan Weinstock, R. Leupers, G. Ascheid","doi":"10.1145/3023973.3023975","DOIUrl":null,"url":null,"abstract":"High simulation speed is always a concern for developers of virtual platforms, especially given the ever increasing number of processors in modern designs. On the one hand, parallel simulation has appeared as a promising candidate, but has yet to be fully studied in realistic virtual platforms such as those deployed by the industry today. On the other hand, omission of unneeded simulation details, such as skipping simulation of processors in idle or low-power states, also improves performance. This work studies both approaches combined in a realistic virtual platform, achieving average performance gains of 3.2x over sequential simulation.","PeriodicalId":131314,"journal":{"name":"Proceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-01-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3023973.3023975","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
High simulation speed is always a concern for developers of virtual platforms, especially given the ever increasing number of processors in modern designs. On the one hand, parallel simulation has appeared as a promising candidate, but has yet to be fully studied in realistic virtual platforms such as those deployed by the industry today. On the other hand, omission of unneeded simulation details, such as skipping simulation of processors in idle or low-power states, also improves performance. This work studies both approaches combined in a realistic virtual platform, achieving average performance gains of 3.2x over sequential simulation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
