Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI:10.1109/ASPDAC.2004.1337638

D. Ma, W. Ki, C. Tsui

引用次数: 0

Abstract

An adaptive switching convener is presented. It adopts a dual-loop one-cycle control for right line and load regularion, while reruining f a t response and good stabilify. DC level shijiing technique eliminates the use of negative supply voltage and enables both continuous and discontinuous conduction operation. Error correction loops greatly tightens output voltage regulation. mnamic loss control funher improves the eficiency for a wide power range. The conveticr was fabricated wirh a srondard 0 . 5 d~igi ral CMOS process. The ourput voltage cm vary from 0.9V ro 2.W wirh n tracking speed of less than 14pdV for a step change of 1.6V. Maximum efliciency of 93.7% is achieved ond high efliciency above 75% is retained over an output power of l0mW to 45OmW.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

采用双环单周期控制的标准数字CMOS工艺快速自适应DC-DC转换

提出了一种自适应开关召集器。采用双环单周期控制，对线路和负载进行调节，同时具有良好的响应性和稳定性。直流电平施电技术消除了负电源电压的使用，可以实现连续和间断的导通操作。纠错回路大大加强了输出电压的调节。动态损耗控制进一步提高了宽功率范围的效率。该传送带是用标准的0。5 d~igi CMOS工艺。输出电压从0.9V到2不等。跟踪速度小于14pdV，阶跃变化为1.6V。在输出功率为10mw ~ 45OmW的情况下，最高效率可达93.7%，效率保持在75%以上。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)

自引率

0.00%

发文量