Reconciling the IC test and security dichotomy

O. Sinanoglu, Naghmeh Karimi, Jeyavijayan Rajendran, R. Karri, Yier Jin, K. Huang, Y. Makris
{"title":"Reconciling the IC test and security dichotomy","authors":"O. Sinanoglu, Naghmeh Karimi, Jeyavijayan Rajendran, R. Karri, Yier Jin, K. Huang, Y. Makris","doi":"10.1109/ETS.2013.6569368","DOIUrl":null,"url":null,"abstract":"Many of the design companies cannot afford owning and acquiring expensive foundries and hence, go fabless and outsource their design fabrication to foundries that are potentially untrustwrothy. This globalization of Integrated Circuit (IC) design flow has introduced security vulnerabilities. If a design is fabricated in a foundry that is outside the direct control of the (fabless) design house, reverse engineering, malicious circuit modification, and Intellectual Property (IP) piracy are possible. In this tutorial, we elaborate on these and similar hardware security threats by making connections to VLSI testing. We cover design-for-trust techniques, such as logic encryption, aging acceleration attacks, and statistical methods that help identify Trojan'ed and counterfeit ICs.","PeriodicalId":118063,"journal":{"name":"2013 18th IEEE European Test Symposium (ETS)","volume":"14 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 18th IEEE European Test Symposium (ETS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETS.2013.6569368","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

Abstract

Many of the design companies cannot afford owning and acquiring expensive foundries and hence, go fabless and outsource their design fabrication to foundries that are potentially untrustwrothy. This globalization of Integrated Circuit (IC) design flow has introduced security vulnerabilities. If a design is fabricated in a foundry that is outside the direct control of the (fabless) design house, reverse engineering, malicious circuit modification, and Intellectual Property (IP) piracy are possible. In this tutorial, we elaborate on these and similar hardware security threats by making connections to VLSI testing. We cover design-for-trust techniques, such as logic encryption, aging acceleration attacks, and statistical methods that help identify Trojan'ed and counterfeit ICs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
协调IC测试和安全二分法
许多设计公司负担不起拥有和收购昂贵的代工厂,因此,他们选择无晶圆厂,并将设计制造外包给可能不值得信任的代工厂。集成电路(IC)设计流程的全球化带来了安全漏洞。如果设计是在不受(无晶圆厂)设计公司直接控制的代工厂制造的,那么逆向工程、恶意电路修改和知识产权(IP)盗版都是可能的。在本教程中,我们将通过与VLSI测试的联系来详细说明这些和类似的硬件安全威胁。我们将介绍基于信任的设计技术,如逻辑加密、老化加速攻击和有助于识别特洛伊木马和伪造ic的统计方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Experimental evaluation of thread distribution effects on multiple output errors in GPUs A layout-aware x-filling approach for dynamic power supply noise reduction in at-speed scan testing RF BIST and test strategy for the receive part of an RF transceiver in CMOS technology Current testing: Dead or alive? Efficient fault simulation through dynamic binary translation for dependability analysis of embedded software
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1