XY Based Fault-Tolerant Routing with the Passage of Faulty Nodes

Abstract

This paper addresses the problem of developing efficient fault-tolerant routing method for 2D mesh Network-on-Chips (NoCs) to realize dependable and high performance many core systems. Existing fault-tolerant routing methods have the two critical problems of high communication latency and low node utilization. Unlike almost all existing methods where packets always detour faulty nodes, we take a novel and unique approach that packets can pass through faulty nodes. For this approach, we enhance the common NoC architecture by adding switches and links around each node and propose a fault-tolerant routing method based on the well-known simple XY routing method. Simulation result shows that the proposed method reduces average communication latency by about 97.8% compared with the existing method, never sacrificing fault-free nodes.