The effect of MESFET structures on frequency dispersion of drain conductance and its impact on mark density effect of high speed logic ICs

S. Nakajima, M. Yanagisawa, T. Sakurada
{"title":"The effect of MESFET structures on frequency dispersion of drain conductance and its impact on mark density effect of high speed logic ICs","authors":"S. Nakajima, M. Yanagisawa, T. Sakurada","doi":"10.1109/GAAS.1998.722640","DOIUrl":null,"url":null,"abstract":"This paper describes the effect of MESFET structures on frequency dispersion of drain conductance (g/sub d/). The frequency dispersion of g/sub d/ is found to be affected by gate length, buried p-layer concentration, n/sup +/ sheet resistance, and active layer thickness. Finally, we show that the device with small frequency dispersion of g/sub d/ can suppress the mark density effect of logic ICs.","PeriodicalId":288170,"journal":{"name":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1998.722640","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes the effect of MESFET structures on frequency dispersion of drain conductance (g/sub d/). The frequency dispersion of g/sub d/ is found to be affected by gate length, buried p-layer concentration, n/sup +/ sheet resistance, and active layer thickness. Finally, we show that the device with small frequency dispersion of g/sub d/ can suppress the mark density effect of logic ICs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MESFET结构对漏极电导频散的影响及其对高速逻辑集成电路标记密度效应的影响
本文描述了MESFET结构对漏极电导频散(g/sub / d/)的影响。g/sub / d/的频散受栅极长度、埋p层浓度、n/sup +/片电阻和有源层厚度的影响。最后,我们证明了频率色散为g/sub / d/的器件可以抑制逻辑ic的标记密度效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Monolithic micromachined planar spiral transformer Drain barrier lowering in HEMTs X-band heterostructure interband tunneling FET (HITFET) VCOs High power heterojunction GaAs switch IC with P-1 dB of more than 38 dBm for GSM application Accurate and efficient small-signal modeling of active devices using artificial neural networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1