RIC/DICMOS - multichannel CMOS formatter

A. Syed
{"title":"RIC/DICMOS - multichannel CMOS formatter","authors":"A. Syed","doi":"10.1109/TEST.2003.1270838","DOIUrl":null,"url":null,"abstract":"NPTest CMOS formatter, embedded within the new timing generation IC, can provide formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps. The timing accuracy for both the formatted edges, and the strobe markers, is specified at +I81ps. The drive side minimum pulse-width is 1 ns, and the receive side can strobe pin-electronics comparator outputs as narrow as 800 ps. This paper describes the major features and operation of the new CMOS formatter.","PeriodicalId":236182,"journal":{"name":"International Test Conference, 2003. Proceedings. ITC 2003.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Test Conference, 2003. Proceedings. ITC 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2003.1270838","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

NPTest CMOS formatter, embedded within the new timing generation IC, can provide formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps. The timing accuracy for both the formatted edges, and the strobe markers, is specified at +I81ps. The drive side minimum pulse-width is 1 ns, and the receive side can strobe pin-electronics comparator outputs as narrow as 800 ps. This paper describes the major features and operation of the new CMOS formatter.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
RIC/DICMOS -多通道CMOS格式化器
NPTest CMOS格式化器,嵌入在新的定时一代IC中,可以提供格式化电平和内部频闪标记,为8个独立的引脚电子通道提供高达800mbps的速度。格式化边缘和频闪标记的定时精度都指定为+I81ps。驱动端最小脉冲宽度为1ns,接收端可以频闪引脚比较器输出窄至800ps。本文介绍了新型CMOS格式化器的主要特点和工作原理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fault pattern oriented defect diagnosis for memories A built-in self-repair scheme for semiconductor memories with 2-d redundancy Cost-effective approach for reducing soft error failure rate in logic circuits A new maximal diagnosis algorithm for bus-structured systems Test vector generation based on correlation model for ratio-I/sub DDQ/
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1