A 6-Bit 1GS/s asynchronous binary search ADC with 2 bit flash quantizers

A. Mesgarani, S. Ay
{"title":"A 6-Bit 1GS/s asynchronous binary search ADC with 2 bit flash quantizers","authors":"A. Mesgarani, S. Ay","doi":"10.1109/MWSCAS.2012.6292193","DOIUrl":null,"url":null,"abstract":"This paper presents a new asynchronous binary search analog to digital converter (ADC). Proposed asynchronous binary search ADC enables higher speed operation of binary search algorithm by resolving two bits in each step. Using two bit flash quantizers in each stage of the proposed binary search ADC the conversion speed improves by two times compared with conventional binary search ADC architectures. New sampling scheme and dynamic offset cancellation technique for the comparator have been adapted to realize a low power and high speed converter. The proposed single channel 6-bit 1GS/s ADC was designed in 65nm CMOS process. Simulation results show that the ADC reaches a peak SNDR of 36.12dB consuming 1.35mW from a single 1.2V power supply. It achieves of 29fJ/conv.code FoM.","PeriodicalId":324891,"journal":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2012.6292193","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a new asynchronous binary search analog to digital converter (ADC). Proposed asynchronous binary search ADC enables higher speed operation of binary search algorithm by resolving two bits in each step. Using two bit flash quantizers in each stage of the proposed binary search ADC the conversion speed improves by two times compared with conventional binary search ADC architectures. New sampling scheme and dynamic offset cancellation technique for the comparator have been adapted to realize a low power and high speed converter. The proposed single channel 6-bit 1GS/s ADC was designed in 65nm CMOS process. Simulation results show that the ADC reaches a peak SNDR of 36.12dB consuming 1.35mW from a single 1.2V power supply. It achieves of 29fJ/conv.code FoM.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个带2位闪光量化器的6位1GS/s异步二进制搜索ADC
提出了一种新型异步二进制搜索模数转换器(ADC)。提出的异步二进制搜索ADC通过每步解析2位,提高了二进制搜索算法的运算速度。在二进搜索ADC的每个阶段使用两位闪光量化器,与传统的二进搜索ADC结构相比,转换速度提高了两倍。采用了新的采样方案和比较器的动态偏移抵消技术,实现了低功耗、高速度的变换器。采用65nm CMOS工艺设计了单通道6位1GS/s ADC。仿真结果表明,该ADC的峰值SNDR为36.12dB,单电源为1.2V,功耗为1.35mW。实现了29fJ/conv。代码流分布。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fully digital 1-D, 2-D and 3-D multiscroll chaos as hardware pseudo random number generators Low power, high PVT variation tolerant central pattern generator design for a bio-hybrid micro robot Gain-enhancement differential amplifier using positive feedback CNTFET SRAM cell with tolerance to removed metallic CNTs The orthogonal projection matrices on the eigenspaces of the DFT-IV matrix
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1