Self-aligned recessed source/drain ultra-thin body SOI MOSFET technology

Zhikuan Zhang, S. Zhang, M. Chan
{"title":"Self-aligned recessed source/drain ultra-thin body SOI MOSFET technology","authors":"Zhikuan Zhang, S. Zhang, M. Chan","doi":"10.1109/ESSDER.2004.1356549","DOIUrl":null,"url":null,"abstract":"In this work, a self-aligned recessed source/drain (ReS/D) ultra-thin body (UTB) SOI MOS technology is proposed and demonstrated. The thick diffusion regions of the ReS/D are placed on a recessed trench, which is patterned on the buried oxide and go under the SOI film. The new structure reduces the parasitic source/drain resistance without increasing the gate-to-drain Miller capacitance, which is the major advantage over the elevated source/drain structure. The scalability of the UTB MOSFETs and the larger design window due to reduced parasitics are demonstrated. Fabrication details and experimental results are presented.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356549","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this work, a self-aligned recessed source/drain (ReS/D) ultra-thin body (UTB) SOI MOS technology is proposed and demonstrated. The thick diffusion regions of the ReS/D are placed on a recessed trench, which is patterned on the buried oxide and go under the SOI film. The new structure reduces the parasitic source/drain resistance without increasing the gate-to-drain Miller capacitance, which is the major advantage over the elevated source/drain structure. The scalability of the UTB MOSFETs and the larger design window due to reduced parasitics are demonstrated. Fabrication details and experimental results are presented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
自对准嵌入式源/漏极超薄体SOI MOSFET技术
在这项工作中,提出并演示了一种自对准嵌入式源/漏(ReS/D)超薄体(UTB) SOI MOS技术。ReS/D的厚扩散区被放置在一个凹陷的沟槽上,该沟槽在埋藏的氧化物上形成图案,并在SOI膜下。新结构降低了寄生源漏电阻,而不增加栅极-漏极米勒电容,这是与高架源漏结构相比的主要优势。证明了UTB mosfet的可扩展性和由于减少寄生而产生的更大的设计窗口。给出了制作细节和实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bias stress in pentacene transistors measured by four probe transistor structures Interface passivation mechanisms in metal gated oxide capacitors Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology A novel method for forming gate spacer and its effects on the W/WN/sub x//poly-Si gate stack Gate-capacitance extraction from RF C-V measurements [MOS device applications]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1