A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications

J. Bhattacharjee, D. Mukherjee, E. Gebara, S. Nuttinck, J. Laskar
{"title":"A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications","authors":"J. Bhattacharjee, D. Mukherjee, E. Gebara, S. Nuttinck, J. Laskar","doi":"10.1109/MWSYM.2002.1011688","DOIUrl":null,"url":null,"abstract":"A fully integrated low power and low phase noise 5.8 GHz VCO is designed and fabricated in standard 0.24 /spl mu/m single-poly, 5-metal digital CMOS process. The VCO-core draws 2 mA of current from a 2.5 V supply. Measured phase noise at 1 MHz offset from the center frequency is -112 dBc/Hz. It has a tuning range of 810 MHz with low phase noise performance throughout the tuning range. It meets the requirements for IEEE802.11a WLAN standard. Low power and low phase noise have been achieved simultaneously by the use of np complementary cross-coupled topology. The novel orientation of the inductor pair used in the design minimizes the effect of any unwanted common-mode magnetic coupling that may arise from other on-chip inductors in an integrated environment.","PeriodicalId":299621,"journal":{"name":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"82","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2002.1011688","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 82

Abstract

A fully integrated low power and low phase noise 5.8 GHz VCO is designed and fabricated in standard 0.24 /spl mu/m single-poly, 5-metal digital CMOS process. The VCO-core draws 2 mA of current from a 2.5 V supply. Measured phase noise at 1 MHz offset from the center frequency is -112 dBc/Hz. It has a tuning range of 810 MHz with low phase noise performance throughout the tuning range. It meets the requirements for IEEE802.11a WLAN standard. Low power and low phase noise have been achieved simultaneously by the use of np complementary cross-coupled topology. The novel orientation of the inductor pair used in the design minimizes the effect of any unwanted common-mode magnetic coupling that may arise from other on-chip inductors in an integrated environment.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一款5.8 GHz全集成低功耗低相位噪声CMOS LC压控振荡器,用于WLAN应用
采用标准的0.24 /spl mu/m单聚5金属数字CMOS工艺,设计并制作了一款全集成的低功耗、低相位噪声5.8 GHz压控振荡器。VCO-core从2.5 V电源中吸取2 mA电流。在中心频率偏移1mhz处测量到的相位噪声为-112 dBc/Hz。它的调谐范围为810 MHz,在整个调谐范围内具有低相位噪声性能。满足IEEE802.11a无线局域网标准要求。通过使用np互补交叉耦合拓扑,可以同时实现低功耗和低相位噪声。设计中使用的电感对的新方向最大限度地减少了集成环境中其他片上电感可能产生的任何不必要的共模磁耦合的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A highly integrated 0.25 /spl mu/m BiCMOS chipset for 3G UMTS/WCDMA handset RF sub-system Modeling of passive elements with ASITIC A 2V, 2.3/4.6 GHz dual-band CMOS frequency synthesizer A 3-33 GHz PHEMT MMIC distributed drain mixer A 37/spl sim/50 GHz InP HBT VCO IC for OC-768 fiber optic communication applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1