The port card for the Silicon Vertex Detector upgrade of the Collider Detector at Fermilab

J. Andresen, M. Bishai, G. Cancelo, G. Derylo, R. Ely, J. Franzen, M. Garcia-Sciveres, Y. Gotra, R. Kwarciany, J. Pérez, A. Shenai, P. Shepard, K. Treptow, S. Zimmermann
{"title":"The port card for the Silicon Vertex Detector upgrade of the Collider Detector at Fermilab","authors":"J. Andresen, M. Bishai, G. Cancelo, G. Derylo, R. Ely, J. Franzen, M. Garcia-Sciveres, Y. Gotra, R. Kwarciany, J. Pérez, A. Shenai, P. Shepard, K. Treptow, S. Zimmermann","doi":"10.1109/NSSMIC.2000.949888","DOIUrl":null,"url":null,"abstract":"The Collider Detector at Fermilab is approaching the completion of the Silicon Vertex Detector upgrade for Run II. The Port Card is a Beryllia multichip module developed to control, read out, and regulate power for the silicon strip readout chips. It has two rad-hard Application Specific Integrated Circuits, parallel fiber optic transmitters, and voltage regulators. It resides 14 cm from the accelerator beam inside the tracking volume. The function and location of the Port Card impose severe constraints on its design. This paper presents the Port Card, and describes the adopted solutions to address the main design issues, as well as the result of many characterization tests.","PeriodicalId":445100,"journal":{"name":"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)","volume":"96 13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.2000.949888","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The Collider Detector at Fermilab is approaching the completion of the Silicon Vertex Detector upgrade for Run II. The Port Card is a Beryllia multichip module developed to control, read out, and regulate power for the silicon strip readout chips. It has two rad-hard Application Specific Integrated Circuits, parallel fiber optic transmitters, and voltage regulators. It resides 14 cm from the accelerator beam inside the tracking volume. The function and location of the Port Card impose severe constraints on its design. This paper presents the Port Card, and describes the adopted solutions to address the main design issues, as well as the result of many characterization tests.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
费米实验室对撞机探测器硅顶点探测器升级的端口卡
费米实验室的对撞机探测器即将完成Run II的硅顶点探测器升级。端口卡是一个Beryllia多芯片模块开发的控制,读出,和调节功率的硅条读出芯片。它有两个雷达专用集成电路,并行光纤发射器和电压调节器。它位于距加速器束14厘米的跟踪体积内。端口卡的功能和位置对其设计造成了严重的限制。本文介绍了端口卡,并描述了解决主要设计问题所采用的解决方案,以及许多特性测试的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of a low-cost extruded scintillator with co-extruded reflector for the MINOS experiment The GREAT triggerless total data readout method Spatially dependent response of thick and large area PIN diode developed for ASTRO-E hard X-ray detector Implementation and evaluation of a 3D OSEM and median root prior (3D OSEM-MRP) reconstruction algorithm Comparison of the SSRB, MSRB, and FORE methods with the 3DRP algorithm using data from a high resolution PET scanner
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1