A Class-D stage with harmonic suppression and DLL-based phase generation

J. Fritzin, B. Mesgarzadeh, A. Alvandpour
{"title":"A Class-D stage with harmonic suppression and DLL-based phase generation","authors":"J. Fritzin, B. Mesgarzadeh, A. Alvandpour","doi":"10.1109/MWSCAS.2012.6291953","DOIUrl":null,"url":null,"abstract":"This paper presents a Class-D stage with 3rd harmonic suppression operating at 2VDD(i.e., twice the nominal supply voltage). A DLL-based phase generator is used to generate the phases of the driving signals and by modifying the driver stage 5th harmonic suppression is also possible. The output stage and drivers are based on inverters only, where the short-circuit current is eliminated in the output stage. Operating at 1 GHz, the simulated output power is +19.4 dBm utilizing a 1-V supply and a 5-Ω load, with Drain Efficiency (DE) and Power-Added Efficiency (PAE) of 72% and 52%, respectively, including power dissipation in the DLL-based phase generator and drivers. The 3rd harmonic is suppressed 23 dB (-33 dBc) compared to a conventional Class-D stage.","PeriodicalId":324891,"journal":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2012.6291953","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a Class-D stage with 3rd harmonic suppression operating at 2VDD(i.e., twice the nominal supply voltage). A DLL-based phase generator is used to generate the phases of the driving signals and by modifying the driver stage 5th harmonic suppression is also possible. The output stage and drivers are based on inverters only, where the short-circuit current is eliminated in the output stage. Operating at 1 GHz, the simulated output power is +19.4 dBm utilizing a 1-V supply and a 5-Ω load, with Drain Efficiency (DE) and Power-Added Efficiency (PAE) of 72% and 52%, respectively, including power dissipation in the DLL-based phase generator and drivers. The 3rd harmonic is suppressed 23 dB (-33 dBc) compared to a conventional Class-D stage.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有谐波抑制和基于dll的相位产生的d类级
本文提出了一种工作在2VDD(即2VDD)时具有三次谐波抑制的d类级。(额定电源电压的两倍)。基于dll的相位发生器用于产生驱动信号的相位,并且通过修改驱动级也可以抑制5次谐波。输出级和驱动器仅基于逆变器,其中在输出级消除了短路电流。在1 GHz工作时,模拟输出功率为+19.4 dBm,使用1 v电源和5-Ω负载,漏极效率(DE)和功率附加效率(PAE)分别为72%和52%,其中包括基于dll的相位发生器和驱动器的功耗。与传统的d类级相比,三次谐波被抑制23 dB (-33 dBc)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fully digital 1-D, 2-D and 3-D multiscroll chaos as hardware pseudo random number generators Low power, high PVT variation tolerant central pattern generator design for a bio-hybrid micro robot Gain-enhancement differential amplifier using positive feedback CNTFET SRAM cell with tolerance to removed metallic CNTs The orthogonal projection matrices on the eigenspaces of the DFT-IV matrix
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1