{"title":"LVTSCR with High Holding Voltage for ESD Protection in 55nm CMOS Process","authors":"K. Yang, Jizhi Liu, Zhiwei Liu","doi":"10.1109/ISNE.2019.8896559","DOIUrl":null,"url":null,"abstract":"A effective method to enhance the holding voltage of LVTSCR for electrostatic discharge (ESD) protection applications has been proposed and verified in a 55 nm epitaxial CMOS process. The proposed method improves the holding voltage by removing the STI in NW and adjusting the NMOS gate length. In addition, it can provide an good robustness for ESD protection. Measured results show that the holding voltage can be improved 66% approximately.","PeriodicalId":405565,"journal":{"name":"2019 8th International Symposium on Next Generation Electronics (ISNE)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 8th International Symposium on Next Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2019.8896559","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
A effective method to enhance the holding voltage of LVTSCR for electrostatic discharge (ESD) protection applications has been proposed and verified in a 55 nm epitaxial CMOS process. The proposed method improves the holding voltage by removing the STI in NW and adjusting the NMOS gate length. In addition, it can provide an good robustness for ESD protection. Measured results show that the holding voltage can be improved 66% approximately.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
