A data-parallel programming model for reconfigurable architectures

[1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines Pub Date : 1993-04-05 DOI:10.1109/FPGA.1993.279476

S. Guccione, Mario J. Gonzalez

引用次数: 29

Abstract

Recently, several machines have been built using field programmable gate array (FPGA) technology. These reconfigurable architectures have demonstrated very high performance for a variety of problems. The configuration of these machines typically rely on some form of hardware specification. The authors demonstrate that a more traditional software approach may be used. A vector based data-parallel model and its mapping to a reconfigurable architecture are introduced. Included in the model are parallel prefix or scan operators. The language supporting this model is a subset of the C programming language.<>

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

面向可重构体系结构的数据并行编程模型

最近，一些机器已经使用现场可编程门阵列(FPGA)技术建造。这些可重构的体系结构已经在各种问题上证明了非常高的性能。这些机器的配置通常依赖于某种形式的硬件规范。作者论证了一种更传统的软件方法。介绍了一种基于矢量的数据并行模型及其到可重构体系结构的映射。模型中包括并行前缀或扫描操作符。支持该模型的语言是C编程语言的一个子集。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

[1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines

自引率

0.00%

发文量

期刊最新文献

Virtual wires: overcoming pin limitations in FPGA-based logic emulators The CM-2X: a hybrid CM-2/Xilinx prototype Hardware acceleration of divide-and-conquer paradigms: a case study Data-folding in SRAM configurable FPGAs WASMII: a data driven computer on a virtual hardware