A Pseudo-Deterministic Functional ATPG based on EFSM Traversing

G. D. Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli
{"title":"A Pseudo-Deterministic Functional ATPG based on EFSM Traversing","authors":"G. D. Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli","doi":"10.1109/MTV.2005.1","DOIUrl":null,"url":null,"abstract":"This paper presents a functional ATPG framework which exploits the extended finite state machine (EFSM) model to pseudo-deterministically generate test sequences. A constraint solver or a SAT-solver is used to generate test vectors that allow us to uniformly traverse the state space of the design under test (DUT). This definitely increases the ability of the ATPG to observe and control hard-to-detect faults","PeriodicalId":179953,"journal":{"name":"2005 Sixth International Workshop on Microprocessor Test and Verification","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2005-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 Sixth International Workshop on Microprocessor Test and Verification","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MTV.2005.1","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents a functional ATPG framework which exploits the extended finite state machine (EFSM) model to pseudo-deterministically generate test sequences. A constraint solver or a SAT-solver is used to generate test vectors that allow us to uniformly traverse the state space of the design under test (DUT). This definitely increases the ability of the ATPG to observe and control hard-to-detect faults
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于EFSM遍历的伪确定性泛函ATPG
本文提出了一种利用扩展有限状态机(EFSM)模型伪确定性生成测试序列的功能ATPG框架。约束求解器或sat求解器用于生成测试向量,使我们能够均匀地遍历被测设计(DUT)的状态空间。这无疑增加了ATPG观察和控制难以检测的故障的能力
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Is IDDQ Test of Microprocessors Feasible? HW/SW Co-Verification of a RISC CPU using Bounded Model Checking Language-driven Validation of Pipelined Processors using Satisfiability Solvers Automatic Generation of High Performance Embedded Memory Models for PowerPC Microprocessors Retiming Verification Using Sequential Equivalence Checking
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1