R. Liu, Sanyou Zeng, L. Ding, Lishan Kang, Hui Li, Yuping Chen, Yong Liu, Yueping Han
{"title":"An Efficient Multi-Objective Evolutionary Algorithm for Combinational Circuit Design","authors":"R. Liu, Sanyou Zeng, L. Ding, Lishan Kang, Hui Li, Yuping Chen, Yong Liu, Yueping Han","doi":"10.1109/AHS.2006.21","DOIUrl":null,"url":null,"abstract":"In this paper we introduce an efficient multi-objective evolutionary algorithm (EMOEA) to design circuits. The algorithm is based on non-dominated set for keeping diversity of the population and therefore, avoids trapping in local optimal. Encoding of the chromosome is based on J. F. Miller's implementation, but we use efficient methods to evaluate and evolve circuits for speeding up the convergence of the algorithm. This algorithm evolves complex combinational circuits (such as 3-bit multiplier and 4 bit full adder) without too much long time evolution (commonly less than 5,000,000)","PeriodicalId":232693,"journal":{"name":"First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AHS.2006.21","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15
Abstract
In this paper we introduce an efficient multi-objective evolutionary algorithm (EMOEA) to design circuits. The algorithm is based on non-dominated set for keeping diversity of the population and therefore, avoids trapping in local optimal. Encoding of the chromosome is based on J. F. Miller's implementation, but we use efficient methods to evaluate and evolve circuits for speeding up the convergence of the algorithm. This algorithm evolves complex combinational circuits (such as 3-bit multiplier and 4 bit full adder) without too much long time evolution (commonly less than 5,000,000)