F. Chimento, N. Mora, M. Bellini, I. Stevanovic, S. Tomarchio
{"title":"A simplified spice based IGBT model for power electronics modules evaluation","authors":"F. Chimento, N. Mora, M. Bellini, I. Stevanovic, S. Tomarchio","doi":"10.1109/IECON.2011.6119471","DOIUrl":null,"url":null,"abstract":"The paper deals with the evaluation of a suitable model for power IGBTs targeted for use in power electronic modules. The main issue for the developed model is the possibility of creating a circuital based structure starting from the device physical equations. The model is implemented in a circuital simulation environment with the aim of evaluating the performance of high voltage, high current modules. In those a key factor is the possibility of having computation times fitting with the necessity of parasitic elements estimation. The implementation of the model is described together with the validation of it by comparison with experimental results.","PeriodicalId":105539,"journal":{"name":"IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society","volume":"90 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2011.6119471","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14
Abstract
The paper deals with the evaluation of a suitable model for power IGBTs targeted for use in power electronic modules. The main issue for the developed model is the possibility of creating a circuital based structure starting from the device physical equations. The model is implemented in a circuital simulation environment with the aim of evaluating the performance of high voltage, high current modules. In those a key factor is the possibility of having computation times fitting with the necessity of parasitic elements estimation. The implementation of the model is described together with the validation of it by comparison with experimental results.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
