A 4 b Josephson data processor chip

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-10-01 DOI:10.1109/ISSCC.1989.48270

Y. Hatano, H. Mori, H. Yamada, H. Nagaishi, H. Nakane, M. Hirano, U. Kawabe

引用次数: 14

Abstract

The authors describe a 4-bit Josephson data processor chip featuring on-chip control and data paths and near-GHz capability. It is a closed, stand-alone chip comprising a 4-bit data path and a control path and is aimed at high-speed digital signal processing. The die is 0.5 mm square, including pads, is fabricated using 2.5- mu m-rule Nb/AlO/sub x//Nb technology, and consists of 8454 Josephson junctions and 9027 resistors. The cross-shaped junction structure realizes critical current scattering of +or-6%, and a junction characteristic voltage V/sub m/ of 50 mV. A block diagram of the Josephson data processor is shown.<>

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

a4b约瑟夫森数据处理器芯片

作者描述了一种具有片上控制和数据路径以及近ghz能力的4位Josephson数据处理器芯片。它是一个封闭的、独立的芯片，包括一个4位数据路径和一个控制路径，旨在高速数字信号处理。该芯片面积为0.5 mm方，包括焊盘，采用2.5 μ m-rule Nb/AlO/sub x//Nb技术制造，由8454个Josephson结和9027个电阻组成。十字结结构实现了+ -6%的临界电流散射，结特性电压V/sub /为50 mV。约瑟夫森数据处理器的框图如图所示。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers

自引率

0.00%

发文量

期刊最新文献

A 50 ns video signal processor A 4 b Josephson data processor chip A 50 k-gate ECL array with substrate power supply A 12 b 500 ns subranging ADC 200 Mb wafer memory