TEMPLATES: a test generation procedure for synchronous sequential circuits

I. Pomeranz, S. Reddy
{"title":"TEMPLATES: a test generation procedure for synchronous sequential circuits","authors":"I. Pomeranz, S. Reddy","doi":"10.1109/ATS.1997.643923","DOIUrl":null,"url":null,"abstract":"We develop the basic definitions and procedures for a test generation concept referred to as templates that magnifies the effectiveness of test generation by taking advantage of the fact that many faults have \"similar\" test sequences. Once a template is generated, several test sequences to detect different faults are derived from it at a reduced complexity compared to the complexity of test generation.","PeriodicalId":330767,"journal":{"name":"Proceedings Sixth Asian Test Symposium (ATS'97)","volume":"66 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-11-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Sixth Asian Test Symposium (ATS'97)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATS.1997.643923","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We develop the basic definitions and procedures for a test generation concept referred to as templates that magnifies the effectiveness of test generation by taking advantage of the fact that many faults have "similar" test sequences. Once a template is generated, several test sequences to detect different faults are derived from it at a reduced complexity compared to the complexity of test generation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
模板:同步顺序电路的测试生成程序
我们开发了测试生成概念的基本定义和过程,这些概念被称为模板,通过利用许多错误具有“相似”测试序列的事实来放大测试生成的有效性。模板生成后,从模板中派生出多个检测不同故障的测试序列,与测试生成的复杂性相比,其复杂性降低了。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Supply current test for unit-to-unit variations of electrical characteristics in gates Random pattern testable design with partial circuit duplication Built-in self-test for multi-port RAMs Design of delay-verifiable combinational logic by adding extra inputs On decomposition of Kleene TDDs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1