High aspect ratio deep trench termination (HARDT2) technique surrounding die edge as dielectric wall to improve high voltage device area efficiency

Takuya Yamaguchi, Hideki Okumura, T. Shiraishi, Tsuyoshi Fujita, Yoshifumi Ata, Kenya Kobayashi
{"title":"High aspect ratio deep trench termination (HARDT2) technique surrounding die edge as dielectric wall to improve high voltage device area efficiency","authors":"Takuya Yamaguchi, Hideki Okumura, T. Shiraishi, Tsuyoshi Fujita, Yoshifumi Ata, Kenya Kobayashi","doi":"10.23919/ISPSD.2017.7988883","DOIUrl":null,"url":null,"abstract":"In high voltage power devices, to improve an active device area efficiency, a new edge termination structure that applying high aspect ratio deep trench termination technique is presented. The narrow trench filled with dielectric material acts as not only an electric field relaxing layer but also a reliable hard passivation. By using this technique, the active device area efficiency is maximized up to 96% with high reliability and good dynamic characteristics for 500 to 600 V MOSFETs.","PeriodicalId":202561,"journal":{"name":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ISPSD.2017.7988883","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In high voltage power devices, to improve an active device area efficiency, a new edge termination structure that applying high aspect ratio deep trench termination technique is presented. The narrow trench filled with dielectric material acts as not only an electric field relaxing layer but also a reliable hard passivation. By using this technique, the active device area efficiency is maximized up to 96% with high reliability and good dynamic characteristics for 500 to 600 V MOSFETs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用高纵横比深沟槽端接(HARDT2)技术,围绕晶片边缘作为介质壁,提高高压器件面积效率
在高压功率器件中,为了提高有源器件的面积效率,提出了一种采用高纵横比深沟槽端接技术的边缘端接结构。填满介电材料的狭窄沟槽不仅是电场松弛层,而且是可靠的硬钝化层。利用该技术,在500 ~ 600 V的mosfet中,有源器件面积效率可达96%,具有高可靠性和良好的动态特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Message from the general chair Pressure contact multi-chip packaging of SiC Schottky diodes Experimental study of the short-circuit performance for a 600V normally-off p-gate GaN HEMT Design considerations of vertical GaN nanowire Schottky barrier diodes Chip-on-board assembly of 800V Si L-IGBTs for high performance ultra-compact LED drivers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1