A full duplex analog front-end chip set for split-band and echo-canceling modems

J. Bertails, C. Perrin, L. Tallaron, L. Mary, C. Delange
{"title":"A full duplex analog front-end chip set for split-band and echo-canceling modems","authors":"J. Bertails, C. Perrin, L. Tallaron, L. Mary, C. Delange","doi":"10.1109/ISSCC.1986.1156878","DOIUrl":null,"url":null,"abstract":"This paper will report on an analog CMOS three-chip set which interfaces to an associated modem digital-signal processor. The chip set performs A/D and D/A conversion, analog subtraction of replicated echo signal, filtering, automatic gain control, and analog carrier detection for split-band modems up to 2400b/s and echo-canceling modems up to 16,800b/s. Implementation was in 4μ CMOS.","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"154 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1986.1156878","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper will report on an analog CMOS three-chip set which interfaces to an associated modem digital-signal processor. The chip set performs A/D and D/A conversion, analog subtraction of replicated echo signal, filtering, automatic gain control, and analog carrier detection for split-band modems up to 2400b/s and echo-canceling modems up to 16,800b/s. Implementation was in 4μ CMOS.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种全双工模拟前端芯片组,用于分带和回声消除调制解调器
本文将报道一种模拟CMOS三芯片组,它与相关联的调制解调器数字信号处理器接口。该芯片组可对速率为2400b/s的分带调制解调器和速率为16800b /s的回波消除调制解调器进行A/D和D/A转换、复制回波信号的模拟相减、滤波、自动增益控制和模拟载波检测。在4μ CMOS中实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A digital processor for decoding of composite TV signals using adaptive filtering A flat-panel display control IC with 150V drivers A 50Mb/s CMOS LED driver circuit A CMOS electrically reprogrammable ASIC with multi-level random logic capabilities A 15ns CMOS 64K RAM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1