GaAs-InGaAs doped-channel negative-differential-resistance field-effect transistor (NDRFET)

Wen-Chau Liu, L. Laih, J. Tsai, K. Thei, Cheng-Zu Wu, W. Lour, Yuan-Tzu Ting, Rong-Chau Liu
{"title":"GaAs-InGaAs doped-channel negative-differential-resistance field-effect transistor (NDRFET)","authors":"Wen-Chau Liu, L. Laih, J. Tsai, K. Thei, Cheng-Zu Wu, W. Lour, Yuan-Tzu Ting, Rong-Chau Liu","doi":"10.1109/TENCON.1995.496347","DOIUrl":null,"url":null,"abstract":"In this paper we fabricate a GaAs/n/sup +/InGaAs/GaAs doped-channel FET device with significant transistor performance. The use of the doped-channel structure also has the benefits of: (1) enhanced electron mobility and velocity in the InGaAs channel; and (2) elimination of the undesired DX centers or persistent photoconductivity effect. Study of the structure reveals that it exhibits the anomalous negative differential resistance (NDR) phenomenon. We conclude that the NDR performance is related to the existence of deep-level electron traps and the real-space transfer effect. Because only part of the fabricated devices exhibit NDR phenomena, the nonuniformly distributed deep-level electron traps related to the substrate or MOCVD growth process may be expected. The existence of electron traps enhances the decrease of channel current resulting from the real-space transfer effect. When the channel electrons gain enough energy from the accelerating field (at higher V/sub DS/ regime), they may inject into the neighboring GaAs layers and become trapped in the deep levels. This causes the reduction of conduction current and occurrence of NDR behavior.","PeriodicalId":425138,"journal":{"name":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.1995.496347","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper we fabricate a GaAs/n/sup +/InGaAs/GaAs doped-channel FET device with significant transistor performance. The use of the doped-channel structure also has the benefits of: (1) enhanced electron mobility and velocity in the InGaAs channel; and (2) elimination of the undesired DX centers or persistent photoconductivity effect. Study of the structure reveals that it exhibits the anomalous negative differential resistance (NDR) phenomenon. We conclude that the NDR performance is related to the existence of deep-level electron traps and the real-space transfer effect. Because only part of the fabricated devices exhibit NDR phenomena, the nonuniformly distributed deep-level electron traps related to the substrate or MOCVD growth process may be expected. The existence of electron traps enhances the decrease of channel current resulting from the real-space transfer effect. When the channel electrons gain enough energy from the accelerating field (at higher V/sub DS/ regime), they may inject into the neighboring GaAs layers and become trapped in the deep levels. This causes the reduction of conduction current and occurrence of NDR behavior.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
GaAs-InGaAs掺杂通道负差分电阻场效应晶体管(NDRFET)
本文制作了一种具有优异晶体管性能的GaAs/n/sup +/InGaAs/GaAs掺杂沟道场效应管器件。使用掺杂通道结构还具有以下优点:(1)增强了InGaAs通道中的电子迁移率和速度;(2)消除不需要的DX中心或持续的光导效应。对该结构的研究表明,该结构具有异常负微分电阻(NDR)现象。我们得出结论,NDR性能与深能级电子陷阱的存在和实空间转移效应有关。由于只有部分器件表现出NDR现象,因此可能会出现与衬底或MOCVD生长过程有关的不均匀分布的深能级电子陷阱。电子陷阱的存在增强了实空间转移效应导致的通道电流的减小。当通道电子从加速场获得足够的能量时(在更高的V/sub DS/状态下),它们可能会注入邻近的GaAs层并被困在深能级中。这导致导通电流的减小和NDR行为的发生。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of synthesized digital systems with VHDL Hierarchical timing estimation using a module timing overlapping technique Simulation and design of continuous-time MOSFET-C oscillator circuits Development of a novel micro FIA-ISFET integrated sensor Diffused quantum well solar cells
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1