A Reconfigurable Viterbi Traceback for Implemenation on Turbo Decoding Array

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI:10.1109/SOCC.2006.283858

Imran Ahmed, T. Arslan

引用次数: 1

Abstract

The trace back operation as used in Viterbi decoding is presented. The trace back is used for a new large constraint length, soft decision Viterbi decoder designed to be implemented reusing components of turbo decoding array. The Viterbi decoder can be reconfigured for standards such as CDMA2000, WCDMA (UMTS), ADSL, IEEE 802.11 and GSM. The proposed trace back operation supports all of these multiple standards. The Viterbi decoding is made reconfigurable between different trellis types, constraint lengths and rates that can be reconfigured for the desired standard. The reconfigurable fabric is implemented as a subset of turbo decoder array on a 180 nm UMC process technology.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Turbo解码阵列的可重构维特比回溯实现

给出了维特比译码中使用的回溯运算。将回溯法应用于一种新的大约束长度软判决维特比解码器，该解码器可重用turbo译码阵列的组件。Viterbi解码器可以针对CDMA2000、WCDMA (UMTS)、ADSL、IEEE 802.11和GSM等标准进行重新配置。所建议的回溯操作支持所有这些多重标准。Viterbi解码可以在不同的网格类型、约束长度和速率之间进行重新配置，可以根据所需的标准进行重新配置。可重构结构是在180nm UMC工艺技术上实现的涡轮解码器阵列的子集。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2006 IEEE International SOC Conference

自引率

0.00%

发文量

期刊最新文献

Architecture for Energy Efficient Sphere Decoding Design of Low Power Digital Phase Lock Loops A Novel 8-Phase PLL Design for PWM Scheme in High Speed I/O Circuits Interrupt Communication on the SegBus platform A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design