Real-time scheduling co-processor in hardware for single and multiprocessor systems

Johan Stärner, J. Adomat, Johan Furunäs, L. Lindh
{"title":"Real-time scheduling co-processor in hardware for single and multiprocessor systems","authors":"Johan Stärner, J. Adomat, Johan Furunäs, L. Lindh","doi":"10.1109/EURMIC.1996.546476","DOIUrl":null,"url":null,"abstract":"Multiprocessor real-time systems are difficult to design to achieve predictable time behaviour. Our approach to simplification of the design and timing analysis is to use a scheduling coprocessor. We present the real-time services provided by the coprocessor as well as its implementation and timing. The scheduling coprocessor is a specially designed digital chip and is called the Real-Time Unit (RTU) with latency in the /spl mu/s domain.","PeriodicalId":311520,"journal":{"name":"Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies","volume":"14 12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"27","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURMIC.1996.546476","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 27

Abstract

Multiprocessor real-time systems are difficult to design to achieve predictable time behaviour. Our approach to simplification of the design and timing analysis is to use a scheduling coprocessor. We present the real-time services provided by the coprocessor as well as its implementation and timing. The scheduling coprocessor is a specially designed digital chip and is called the Real-Time Unit (RTU) with latency in the /spl mu/s domain.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于单处理器和多处理器系统的硬件实时调度协处理器
多处理器实时系统很难设计成可预测的时间行为。我们简化设计和时序分析的方法是使用调度协处理器。介绍了协处理器提供的实时服务及其实现和时序。调度协处理器是一种专门设计的数字芯片,被称为实时单元(RTU),延迟在/spl mu/s域。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The design of a specialised processor for the simulation of sintering Parallel approaches to the segmentation of free-hand drawings Low-power embedded microprocessor design Automatic scheduling of applications with temporal QoS constraints: a case study A design assistant for scheduling of design decisions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1