On the Functional Qualification of a Platform Model

G. D. Guglielmo, F. Fummi, G. Pravadelli, M. Hampton, Florian Letombe
{"title":"On the Functional Qualification of a Platform Model","authors":"G. D. Guglielmo, F. Fummi, G. Pravadelli, M. Hampton, Florian Letombe","doi":"10.1109/DFT.2009.15","DOIUrl":null,"url":null,"abstract":"This work focuses on the use of functional qualification for measuring the quality of co-verification environments for hardware/software (HW/SW) platform models. Modeling and verifying complex embedded platforms requires co-simulating one or more CPUs running embedded applications on top of an operating system, and connected to some hardware devices. The paper describes first a HW/SW co-simulation framework which supports all mechanisms used by software, in particular by device drivers, to access hardware devices so that the target CPU’s machine code can be simulated. In particular, synchronization between hardware and software is performed by the co-simulation framework and, therefore, no adaptation is required in device drivers and hardware models to handle synchronization messages. Then, CertitudeTM, a flexible functional qualification tool, is introduced. Functional qualification is based on the theory of mutation analysis, but it is extended by considering a mutation to be killed only if a testcase fails. Certitude(TM) automatically inserts mutants into the HW/SW models and determines if the verification environment can detect these mutations. A known mutant that cannot be detected points to a verification weakness. If a mutant cannot be detected, there is evidence that actual design errors would also not be detected by the co-verification environment. This is an iterative process and functional qualification solution provides the verifier with information to improve the co-verification environment quality. The proposed approach has been successfully applied on an industrial platform as shown in the experimental result section.","PeriodicalId":405651,"journal":{"name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","volume":"118 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2009.15","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This work focuses on the use of functional qualification for measuring the quality of co-verification environments for hardware/software (HW/SW) platform models. Modeling and verifying complex embedded platforms requires co-simulating one or more CPUs running embedded applications on top of an operating system, and connected to some hardware devices. The paper describes first a HW/SW co-simulation framework which supports all mechanisms used by software, in particular by device drivers, to access hardware devices so that the target CPU’s machine code can be simulated. In particular, synchronization between hardware and software is performed by the co-simulation framework and, therefore, no adaptation is required in device drivers and hardware models to handle synchronization messages. Then, CertitudeTM, a flexible functional qualification tool, is introduced. Functional qualification is based on the theory of mutation analysis, but it is extended by considering a mutation to be killed only if a testcase fails. Certitude(TM) automatically inserts mutants into the HW/SW models and determines if the verification environment can detect these mutations. A known mutant that cannot be detected points to a verification weakness. If a mutant cannot be detected, there is evidence that actual design errors would also not be detected by the co-verification environment. This is an iterative process and functional qualification solution provides the verifier with information to improve the co-verification environment quality. The proposed approach has been successfully applied on an industrial platform as shown in the experimental result section.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
论平台模型的功能定性
这项工作的重点是使用功能鉴定来测量硬件/软件(HW/SW)平台模型的协同验证环境的质量。建模和验证复杂的嵌入式平台需要共同模拟一个或多个在操作系统之上运行嵌入式应用程序的cpu,并连接到一些硬件设备。本文首先描述了一个硬件/软件联合仿真框架,该框架支持软件(特别是设备驱动程序)使用的所有机制,以访问硬件设备,从而可以模拟目标CPU的机器码。特别是,硬件和软件之间的同步是由联合仿真框架执行的,因此,不需要在设备驱动程序和硬件模型中进行调整来处理同步消息。然后介绍了灵活的功能鉴定工具CertitudeTM。功能限定是基于突变分析的理论,但是通过考虑只有在测试用例失败时才杀死突变来扩展它。Certitude(TM)自动将突变插入到硬件/软件模型中,并确定验证环境是否可以检测到这些突变。一个无法被检测到的已知突变表明了验证的弱点。如果不能检测到突变,则有证据表明,实际的设计错误也不会被共同验证环境检测到。这是一个迭代过程,功能确认解决方案为验证者提供信息,以提高协同验证环境的质量。该方法已成功应用于工业平台,实验结果部分显示。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Soft Core Embedded Processor Based Built-In Self-Test of FPGAs Are Robust Circuits Really Robust? Analysis of Resistive Open Defects in a Synchronizer Dreams, Plans, and Journey of Reaching Perfect Predictability and Reliability in ASICs Data Learning Techniques for Functional/System Fmax Prediction
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1