Effectiveness improvement of ecr tests

Wanli Jiang, Eric Peterson, Bob Robotka
{"title":"Effectiveness improvement of ecr tests","authors":"Wanli Jiang, Eric Peterson, Bob Robotka","doi":"10.1109/TEST.2003.1270899","DOIUrl":null,"url":null,"abstract":"Energy Consumption Ratio (ECR) test, a current-based test, has shown its ability to reduce the impact of process variations and detect hard-to-detect faults. The effectiveness of ECR tests may be degraded by a large number of normal transitions in a circuit, which may bury the fault impact on the overall current. For deterministic ECRs, the fault-oriented ECR tests are generated with an algorithm to minimize the number of normal transitions not related with the sensitizable path of the target faults. For generalized ECRs, however, the test patterns are generic without targeting any spec@ faults and therefore may cause a signijicant amount of transient activities in a CUT. This issue is addressed in this paper by utilizing a DFT technique, multiple scan chain design. This technique virtually partitions the circuit into several sections, so that the transitions in each section can be much less compared with those in the whole circuit. The fault impact can be more signijicant with fewer transitions in the circuit, which hence increases the ECR test effectiveness. The anti-process-variation property of the ECR metric is also demonstrated through a negligible lotto-lot shift. Finally, the effectiveness of ECR tests with different thresholds is compared with existing traditionul tests.","PeriodicalId":236182,"journal":{"name":"International Test Conference, 2003. Proceedings. ITC 2003.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Test Conference, 2003. Proceedings. ITC 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2003.1270899","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Energy Consumption Ratio (ECR) test, a current-based test, has shown its ability to reduce the impact of process variations and detect hard-to-detect faults. The effectiveness of ECR tests may be degraded by a large number of normal transitions in a circuit, which may bury the fault impact on the overall current. For deterministic ECRs, the fault-oriented ECR tests are generated with an algorithm to minimize the number of normal transitions not related with the sensitizable path of the target faults. For generalized ECRs, however, the test patterns are generic without targeting any spec@ faults and therefore may cause a signijicant amount of transient activities in a CUT. This issue is addressed in this paper by utilizing a DFT technique, multiple scan chain design. This technique virtually partitions the circuit into several sections, so that the transitions in each section can be much less compared with those in the whole circuit. The fault impact can be more signijicant with fewer transitions in the circuit, which hence increases the ECR test effectiveness. The anti-process-variation property of the ECR metric is also demonstrated through a negligible lotto-lot shift. Finally, the effectiveness of ECR tests with different thresholds is compared with existing traditionul tests.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
改进ecr测试的有效性
能量消耗比(ECR)测试是一种基于电流的测试,已经显示出它能够减少工艺变化的影响和检测难以检测的故障。电路中大量的正常转换可能会降低ECR测试的有效性,这可能会掩盖故障对总电流的影响。对于确定性ECR,采用最小化与目标故障敏感路径无关的正常转换次数的算法生成面向故障的ECR测试。然而,对于一般化的ecr,测试模式是通用的,没有针对任何规范错误,因此可能导致CUT中大量的瞬态活动。本文利用DFT技术,多扫描链设计来解决这个问题。这种技术实际上将电路划分为几个部分,因此每个部分的转换可以比整个电路中的转换少得多。电路中的过渡越少,故障影响就越显著,从而提高了ECR测试的有效性。ECR度量的抗过程变化特性也通过可忽略不计的批间位移得到证明。最后,将不同阈值的ECR测试与现有的传统测试进行了有效性比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fault pattern oriented defect diagnosis for memories A built-in self-repair scheme for semiconductor memories with 2-d redundancy Cost-effective approach for reducing soft error failure rate in logic circuits A new maximal diagnosis algorithm for bus-structured systems Test vector generation based on correlation model for ratio-I/sub DDQ/
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1