Simulation and Implementation of BPSK Modulator and Demodulator System on Spartan-3E FPGA

A.K. Thasleem Sulthana
{"title":"Simulation and Implementation of BPSK Modulator and Demodulator System on Spartan-3E FPGA","authors":"A.K. Thasleem Sulthana","doi":"10.1109/ICSSIT46314.2019.8987788","DOIUrl":null,"url":null,"abstract":"The target of this paper is to re-enact and execute the BPSK framework on Spartan 3E FPGA. The balanced flag accomplished in transmitter pack, disregarded a channel and transmitted to second unit acts as demodulator. The adjusting signal accomplished at end of demodulator. BPSK framework is utilized as a part of is generally utilized as a part of CDMA innovation. This framework is mimicked by utilizing VHDL dialect and actualized on two Spartan 3E Starter unit sheets.","PeriodicalId":330309,"journal":{"name":"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Smart Systems and Inventive Technology (ICSSIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSSIT46314.2019.8987788","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The target of this paper is to re-enact and execute the BPSK framework on Spartan 3E FPGA. The balanced flag accomplished in transmitter pack, disregarded a channel and transmitted to second unit acts as demodulator. The adjusting signal accomplished at end of demodulator. BPSK framework is utilized as a part of is generally utilized as a part of CDMA innovation. This framework is mimicked by utilizing VHDL dialect and actualized on two Spartan 3E Starter unit sheets.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
BPSK调解调系统在Spartan-3E FPGA上的仿真与实现
本文的目标是在Spartan 3E FPGA上重新制定和执行BPSK框架。在发射机组中完成的平衡标志,忽略一个信道并作为解调器发送到第二个单元。调节信号在解调器端完成。BPSK框架被用作CDMA创新的一部分。该框架利用VHDL方言进行模拟,并在两个Spartan 3E Starter单元表上实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Improving End User Experience in Software Application Using a Design Scheme for Effective Exception Handling Dynamic Virtual Machine Scheduling Approach for Minimizing the Response Time Using Distance Aware Virtual Machine Scheduler in Cloud Computing Smart Carnatic Music Note Identification (CMNI) System using Probabilistic Neural Network Dynamic Heterogeneous scheduling of GPU-CPU in Distributed Environment Review on 5G Multi-Carrier MIMO-OFDM Systems using Channel Estimation Techniques
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1