Key enabling technologies of 300mm 3DIC process integration

P. Tzeng, Y. Hsin, Jui-Chin Chen, Shang-Chun Chen, Chien-Ying Wu, W. Tsai, Chung-Chih Wang, C. Ho, Chien-Chou Chen, Y. Hsu, S. Shen, S. Liao, C. Chien, Hsiang-Hung Chang, Cha-Hsin Lin, T. Ku, M. Kao
{"title":"Key enabling technologies of 300mm 3DIC process integration","authors":"P. Tzeng, Y. Hsin, Jui-Chin Chen, Shang-Chun Chen, Chien-Ying Wu, W. Tsai, Chung-Chih Wang, C. Ho, Chien-Chou Chen, Y. Hsu, S. Shen, S. Liao, C. Chien, Hsiang-Hung Chang, Cha-Hsin Lin, T. Ku, M. Kao","doi":"10.1109/VLSI-TSA.2012.6210173","DOIUrl":null,"url":null,"abstract":"Process issues and challenges of three-dimensional integrated circuit (3DIC) using through-silicon-via (TSV) are extensively investigated. Key enabling process technologies in the TSV formation and thin wafer handling are discussed with a viewpoint of TSV process integration. Test element groups (TEG) are designed to characterize the process performance and optimizations of some key process modules are also provided as process guidelines.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210173","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Process issues and challenges of three-dimensional integrated circuit (3DIC) using through-silicon-via (TSV) are extensively investigated. Key enabling process technologies in the TSV formation and thin wafer handling are discussed with a viewpoint of TSV process integration. Test element groups (TEG) are designed to characterize the process performance and optimizations of some key process modules are also provided as process guidelines.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
300mm 3DIC工艺集成关键使能技术
本文对三维集成电路(3DIC)采用通硅孔(TSV)的工艺问题和挑战进行了广泛的研究。从TSV工艺集成的角度讨论了TSV形成和薄晶片处理中的关键使能工艺技术。设计测试元素组(TEG)来表征过程性能,并提供一些关键过程模块的优化作为过程指南。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MOSFETs transitions towards fully depleted architectures Performance and variability in multi-VT FinFETs using fin doping Comparison of differential and large-signal sensing scheme for subthreshold/superthreshold FinFET SRAM considering variability A high efficient and compact charge pump with multi-pillar vertical MOSFET Intrinsic MOSFET leakage of high-k peripheral DRAM devices: Measurement and simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1