Imbalanced High-Current Multi-Phase Buck Converters for High-Performance CPUs

Manmeet Singh, A. Fayed
{"title":"Imbalanced High-Current Multi-Phase Buck Converters for High-Performance CPUs","authors":"Manmeet Singh, A. Fayed","doi":"10.1109/MWSCAS.2019.8885141","DOIUrl":null,"url":null,"abstract":"High-performance CPUs require buck converters with high-current ratings (4-12 A), fast dynamic response, and high efficiency across a wide load range. The most common approach for realizing such buck converters is the conventional multi-phase topology with phase-shedding, where all the active phases are identical in terms of the inductor, the switching frequency, and the share of the total load current, i.e. balanced phases. Instead, this paper proposes using a different inductor, switching frequency, and share of the total load current for each individual phase, i.e. imbalanced phases. This approach provides additional degrees of freedom by the independent choice of the inductor and the switching frequency of each phase, which enables higher maximum load current rating and higher efficiency across the entire load current range compared to conventional balanced multi-phase designs. To demonstrate the viability and the advantages of imbalanced multi-phase buck converters in high-current application, a 12-A 4-phase design in 0.13-µm CMOS for high-performance CPUs is presented and compared to three conventional balanced reference designs in the same process technology.","PeriodicalId":287815,"journal":{"name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2019.8885141","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

High-performance CPUs require buck converters with high-current ratings (4-12 A), fast dynamic response, and high efficiency across a wide load range. The most common approach for realizing such buck converters is the conventional multi-phase topology with phase-shedding, where all the active phases are identical in terms of the inductor, the switching frequency, and the share of the total load current, i.e. balanced phases. Instead, this paper proposes using a different inductor, switching frequency, and share of the total load current for each individual phase, i.e. imbalanced phases. This approach provides additional degrees of freedom by the independent choice of the inductor and the switching frequency of each phase, which enables higher maximum load current rating and higher efficiency across the entire load current range compared to conventional balanced multi-phase designs. To demonstrate the viability and the advantages of imbalanced multi-phase buck converters in high-current application, a 12-A 4-phase design in 0.13-µm CMOS for high-performance CPUs is presented and compared to three conventional balanced reference designs in the same process technology.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于高性能cpu的不平衡大电流多相降压转换器
高性能cpu需要具有高额定电流(4-12 A)、快速动态响应和宽负载范围内高效率的降压转换器。实现这种降压变换器的最常见方法是具有减相的传统多相拓扑结构,其中所有的有源相在电感、开关频率和总负载电流的份额(即平衡相位)方面是相同的。相反,本文建议使用不同的电感、开关频率和每个单独相位(即不平衡相位)的总负载电流份额。这种方法通过独立选择电感器和每个相位的开关频率提供了额外的自由度,与传统的平衡多相设计相比,在整个负载电流范围内实现更高的最大负载电流额定值和更高的效率。为了证明非平衡多相降压变换器在大电流应用中的可行性和优势,提出了一种用于高性能cpu的0.13µm CMOS 12-A 4相设计,并与相同工艺技术下的三种传统平衡参考设计进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Comparison of Artificial Neural Network(ANN) and Support Vector Machine(SVM) Classifiers for Neural Seizure Detection A New Hardware Accelerator for Data Sorting in Area & Energy Constrained Architectures Design Techniques for Zero Steady-State Output Ripple in Digital Low Dropout Regulators Spectrum-Efficient Communication Over Copper Using Hybrid Amplitude and Spatial Signaling AI, IoT hardware and Algorithmic Considerations for Hearing aid and Extreme Edge Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1