Harmonic Balance Technique and Functional Hardware Verification

Abstract

This paper describes problems related to verification process of communication system design and SoC with communication components; demonstrates approach of harmonic balance co-simulation with digital and behavioral models. Present paper considers applicable simulation technique for analogue high frequency circuits -harmonic balance (HB) and way to connect it to digital subsystem models for purposes of end-to-end simulation and verification of digital data link.