Obtaining the Internal Junction Characteristics of a Transistor for Use in Analog Simulation

S. Geller
{"title":"Obtaining the Internal Junction Characteristics of a Transistor for Use in Analog Simulation","authors":"S. Geller","doi":"10.1109/TEC.1962.5219438","DOIUrl":null,"url":null,"abstract":"A technique is described for making the internal base-to-emitter junction characteristics of an alloy junction transistor available to an analog computer simulation process. This is accomplished with an active feedback network that continuously compensates for the internal voltage drop across the extrinsic base-spreading resistance at all base current levels.","PeriodicalId":177496,"journal":{"name":"IRE Trans. Electron. Comput.","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1962-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IRE Trans. Electron. Comput.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEC.1962.5219438","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A technique is described for making the internal base-to-emitter junction characteristics of an alloy junction transistor available to an analog computer simulation process. This is accomplished with an active feedback network that continuously compensates for the internal voltage drop across the extrinsic base-spreading resistance at all base current levels.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于模拟仿真的晶体管内部结特性的获取
描述了一种使合金结晶体管的内部基极-发射极结特性可用于模拟计算机仿真过程的技术。这是通过一个主动反馈网络来实现的,该网络在所有基极电流水平上连续补偿内部电压降,并跨越外部基极扩展电阻。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Electronic Generator of Random Numbers Real-Time Computation and Recursive Functions Not Real-Time Computable A Transistor Flip-Flop Full Binary Adder Bias-Controlled Tunnel-Pair Logic Circuits Analog-To-Digital Converter Utilizing an Esaki Diode Stack
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1