{"title":"5 mW, 64 dB SNDR, 4/sup th/ order bandpass /spl Sigma//spl Delta/ modulator for 10.7 MHz digital IF","authors":"A. Noman, K. Sharaf, H. Ragai","doi":"10.1109/ICM.2003.238425","DOIUrl":null,"url":null,"abstract":"A 5 mW 4th order SC bandpass sigma-delta modulator is designed in 0.8-/spl mu/m CMOS process. An SNDR of 64.8 dB over 200 kHz, and image-rejection better than 80 dB are achieved by adapting double-sampling technique in circulating-delay-type resonator. The resonator is built using a high performance gain-boosted folded-cascode opamp. An improved SC-CMFB circuit is proposed to support double-sampling requirements. The opamp achieves 106 dB of DC gain, 180 MHz GBW with 750 mA at 3 V supply.","PeriodicalId":180690,"journal":{"name":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2003.238425","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
A 5 mW 4th order SC bandpass sigma-delta modulator is designed in 0.8-/spl mu/m CMOS process. An SNDR of 64.8 dB over 200 kHz, and image-rejection better than 80 dB are achieved by adapting double-sampling technique in circulating-delay-type resonator. The resonator is built using a high performance gain-boosted folded-cascode opamp. An improved SC-CMFB circuit is proposed to support double-sampling requirements. The opamp achieves 106 dB of DC gain, 180 MHz GBW with 750 mA at 3 V supply.