A Simple Method for Seamless Integration of CMOS Chips with Microfluidics

D. Barrettino
{"title":"A Simple Method for Seamless Integration of CMOS Chips with Microfluidics","authors":"D. Barrettino","doi":"10.1109/LAEDC51812.2021.9437938","DOIUrl":null,"url":null,"abstract":"This paper describes a simple method for seamless integration of a CMOS chip with typical centimeter-scale microfluidics. A simple planar mold is used to cast PDMS around the perimeter of a single die-cut CMOS chip (5 mm x 6 mm) mounted on a standard chip package (DIL-48, 1 cm x 4 cm). The casting results in a contiguous intersection between the exposed chip surface and the co-planar PDMS that extends across the package. A microfluidic channel added to the package extends across the chip boundary, while fluid in the channel is in direct contact with the chip surface. The large platform of this chip package allows fluid connections to be located far from the chip to prevent interference with optical detection, and thin-layer PDMS microfluidics (about 350µm) created by casting are compatible with short-working-distance microscope objectives. This method requires no sophisticated chip post-processing, accommodates individual CMOS chips, and expands the footprint available for microfluidics. Temporary bonding using PDMS as adhesive allows removal of the microfluidics and recovery of the chip and planarized package. This is a simple and reversible method that is well-suited for prototyping devices using large footprint disposable fluidics and small high-value CMOS chips.","PeriodicalId":112590,"journal":{"name":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LAEDC51812.2021.9437938","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes a simple method for seamless integration of a CMOS chip with typical centimeter-scale microfluidics. A simple planar mold is used to cast PDMS around the perimeter of a single die-cut CMOS chip (5 mm x 6 mm) mounted on a standard chip package (DIL-48, 1 cm x 4 cm). The casting results in a contiguous intersection between the exposed chip surface and the co-planar PDMS that extends across the package. A microfluidic channel added to the package extends across the chip boundary, while fluid in the channel is in direct contact with the chip surface. The large platform of this chip package allows fluid connections to be located far from the chip to prevent interference with optical detection, and thin-layer PDMS microfluidics (about 350µm) created by casting are compatible with short-working-distance microscope objectives. This method requires no sophisticated chip post-processing, accommodates individual CMOS chips, and expands the footprint available for microfluidics. Temporary bonding using PDMS as adhesive allows removal of the microfluidics and recovery of the chip and planarized package. This is a simple and reversible method that is well-suited for prototyping devices using large footprint disposable fluidics and small high-value CMOS chips.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种CMOS芯片与微流体无缝集成的简单方法
本文介绍了一种将CMOS芯片与典型厘米级微流体无缝集成的简单方法。一个简单的平面模具用于围绕一个模切CMOS芯片(5mm x 6mm)的周长铸造PDMS,该芯片安装在标准芯片封装(dil - 48,1 cm x 4 cm)上。浇铸导致暴露的芯片表面和横跨封装的共面PDMS之间的连续相交。添加到封装中的微流控通道延伸穿过芯片边界,而通道中的流体与芯片表面直接接触。该芯片封装的大平台允许流体连接位于远离芯片的位置,以防止对光学检测的干扰,并且通过铸造产生的薄层PDMS微流体(约350µm)与短工作距离显微镜物镜兼容。这种方法不需要复杂的芯片后处理,可容纳单个CMOS芯片,并扩展可用于微流体的足迹。使用PDMS作为粘合剂的临时粘合可以去除微流体并恢复芯片和扁平封装。这是一种简单且可逆的方法,非常适合使用大尺寸一次性流体和小型高价值CMOS芯片的原型设备。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Uniform DC Compact Model for Schottky Barrier and Reconfigurable Field-Effect Transistors High conductivity intrinsic a-SiGe films deposited at low-temperature Impact of Positive Charges in a Fringing Field Bio-Tunnel-FET Device with Source Underlap Influence of Calibration Methods and RF Probes on the RF Characterization of 28FD-SOI MOSFET Analysing the Efficiency Enhancement of Indoor Organic Photovoltaic using Impedance Spectroscopy Technique
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1