Libraries: LifeJacket or Straitjacket

C. Sechen, B. Chappel, Jim Hogan, A. Moore, Tadahiko Nakamura, G. Northrop, A. Thakar
{"title":"Libraries: LifeJacket or Straitjacket","authors":"C. Sechen, B. Chappel, Jim Hogan, A. Moore, Tadahiko Nakamura, G. Northrop, A. Thakar","doi":"10.1145/775832.775994","DOIUrl":null,"url":null,"abstract":"With the advent of nanotechnologies, the so-called “productivity gap” between the number of transistors we can design and the hundreds of millions we can physically place on a chip is growing. Not only is the complexity increasing in the macrocosm of SoCs and system-level design, it is also exploding at the microcosmic level of wires, transistors and shapes. Time-tomarket, first-time-right and high-performance pressures worsen the situation.","PeriodicalId":167477,"journal":{"name":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/775832.775994","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

With the advent of nanotechnologies, the so-called “productivity gap” between the number of transistors we can design and the hundreds of millions we can physically place on a chip is growing. Not only is the complexity increasing in the macrocosm of SoCs and system-level design, it is also exploding at the microcosmic level of wires, transistors and shapes. Time-tomarket, first-time-right and high-performance pressures worsen the situation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
图书馆:救生衣还是紧身衣
随着纳米技术的出现,我们可以设计的晶体管数量和我们可以在芯片上实际放置的数亿个晶体管之间的所谓“生产力差距”正在扩大。复杂性不仅在soc和系统级设计的宏观世界中不断增加,而且在电线、晶体管和形状的微观层面上也呈爆炸式增长。市场时间、首次正确和业绩压力使情况恶化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
SAT-based unbounded symbolic model checking Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL Design techniques for sensor appliances: foundations and light compass case study Hybrid hierarchical timing closure methodology for a high performance and low power DSP Low-power design methodology for an on-chip with adaptive bandwidth capability
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1