A high DC-gain folded-cascode CMOS operational amplifier

Wen Whe Sue, Zhi-Ming Lin, C. H. Huang
{"title":"A high DC-gain folded-cascode CMOS operational amplifier","authors":"Wen Whe Sue, Zhi-Ming Lin, C. H. Huang","doi":"10.1109/SECON.1998.673321","DOIUrl":null,"url":null,"abstract":"The architecture of folded-cascode op-amp is commonly used in many analog applications. The cascode arrangement has high open-loop voltage gain in the low frequency range that make it easy to be designed as a high-speed operational amplifier. In this paper, we present the design of a fully differential folded-cascode operational amplifier that improves the limitation on the swing of the output signal of a common cascode architecture. The DC open-loop gain of the circuit is 4.7 K.","PeriodicalId":281991,"journal":{"name":"Proceedings IEEE Southeastcon '98 'Engineering for a New Era'","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE Southeastcon '98 'Engineering for a New Era'","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SECON.1998.673321","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

The architecture of folded-cascode op-amp is commonly used in many analog applications. The cascode arrangement has high open-loop voltage gain in the low frequency range that make it easy to be designed as a high-speed operational amplifier. In this paper, we present the design of a fully differential folded-cascode operational amplifier that improves the limitation on the swing of the output signal of a common cascode architecture. The DC open-loop gain of the circuit is 4.7 K.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种高直流增益折叠级联CMOS运算放大器
折叠级联运算放大器的结构在许多模拟应用中都是常用的。级联码在低频范围内具有较高的开环电压增益,使其易于设计为高速运算放大器。在本文中,我们提出了一种全差分折叠级联码运算放大器的设计,改进了普通级联码结构对输出信号摆幅的限制。电路的直流开环增益为4.7 K。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A pipelined query processor for distributed multi-databases Multiresolution decomposition techniques for robust signal processing Simulation of a spaceborne radar altimeter Internet based interactive multimedia transfers and applications VHDL for performance modeling of HLA-compliant simulations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1