A flash ADC with low offset dynamic comparators

Jia Liu, Fule Li, Weitao Li, Hanjun Jiang, Zhihua Wang
{"title":"A flash ADC with low offset dynamic comparators","authors":"Jia Liu, Fule Li, Weitao Li, Hanjun Jiang, Zhihua Wang","doi":"10.1109/EDSSC.2017.8126480","DOIUrl":null,"url":null,"abstract":"This paper presents a Flash ADC with low offset dynamic comparators using an offset cancellation technique. By dynamically storing the comparator offset on the input capacitors, the offset is suppressed mostly. Two 5-bit 160MS/s Flash ADCs (Flash-A using the proposed offset cancellation technique and Flash-B without cancellation) are fabricated in 65nm CMOS for comparison. The measure results show that, the DNL is reduced from 1.32LSB to 0.62LSB and the INL is reduced from 1.20LSB to 0.55LSB. The SNDR improves from 26.25dB to 29.63dB and the SFDR improves from 35.02dB to 43.61dB. And the power increases from 3.44 mW to 3.79 mW.","PeriodicalId":163598,"journal":{"name":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2017.8126480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper presents a Flash ADC with low offset dynamic comparators using an offset cancellation technique. By dynamically storing the comparator offset on the input capacitors, the offset is suppressed mostly. Two 5-bit 160MS/s Flash ADCs (Flash-A using the proposed offset cancellation technique and Flash-B without cancellation) are fabricated in 65nm CMOS for comparison. The measure results show that, the DNL is reduced from 1.32LSB to 0.62LSB and the INL is reduced from 1.20LSB to 0.55LSB. The SNDR improves from 26.25dB to 29.63dB and the SFDR improves from 35.02dB to 43.61dB. And the power increases from 3.44 mW to 3.79 mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有低偏移动态比较器的闪存ADC
本文提出了一种采用偏移抵消技术的具有低偏移动态比较器的Flash ADC。通过在输入电容上动态存储比较器偏移量,可以有效地抑制偏移量。两个5位160MS/s的Flash adc (Flash- a使用所提出的偏移抵消技术和Flash- b没有抵消)在65nm CMOS中制造以进行比较。测量结果表明,DNL从1.32LSB降低到0.62LSB, INL从1.20LSB降低到0.55LSB。SNDR从26.25dB提高到29.63dB, SFDR从35.02dB提高到43.61dB。功率从3.44 mW增加到3.79 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Photocapacitive effect of ferroelectric hafnium-zirconate capacitor structure A new quasi-3-D subthreshold current/swing model for fully-depleted quadruple-gate (FDQG) MOSFETs A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS Improved performance of pentacene OTFT by incorporating Ti in NdON gate dielectric Investigated raman spectroscopy of graphene material properties
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1