An Accurate Multi-processing Simulator Based on ADL

Chao Wang, S. Maier, Xiaoning Nie, Xuehai Zhou, J. Ji
{"title":"An Accurate Multi-processing Simulator Based on ADL","authors":"Chao Wang, S. Maier, Xiaoning Nie, Xuehai Zhou, J. Ji","doi":"10.1109/SEC.2008.51","DOIUrl":null,"url":null,"abstract":"Simulator plays a vital role in multiprocessor studies and multi-core designs. Since it is hard to obtain a stable, fast and accurate simulator in time, it poses a significant challenge especially for multi-core application specific instruction-set processors (ASIP). Presently Architecture Description Languages (ADL) is widely used to aid the design of ASIP, benefiting from automatic generation of the software tool chain. This paper identifies and describes a concept of multi-processing simulator and its implementation Lsimpp. The concept combines the ADL-based automation, the timing accurate System-C module extensions and the flexible C++ module library into a sound framework for a multi-processing simulator. The resulting Lsimpp is an extensible simulator which includes a state-of-the-art ASIP multi-core processor model, standard buses, arbiter and memories. In processor models, all the pipeline resources and operations are described in ADL. Based on the automatically generated core models, extensions have been applied to include the standard OCP TL 2 bus. A verification concept is developed to embed the single core test cases for regression tests of the simulator. Empirical experiment results on sample applications demonstrated that the simulator runs correctly with great accuracy and satisfactory performance.","PeriodicalId":231129,"journal":{"name":"2008 Fifth IEEE International Symposium on Embedded Computing","volume":"207 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 Fifth IEEE International Symposium on Embedded Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SEC.2008.51","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Simulator plays a vital role in multiprocessor studies and multi-core designs. Since it is hard to obtain a stable, fast and accurate simulator in time, it poses a significant challenge especially for multi-core application specific instruction-set processors (ASIP). Presently Architecture Description Languages (ADL) is widely used to aid the design of ASIP, benefiting from automatic generation of the software tool chain. This paper identifies and describes a concept of multi-processing simulator and its implementation Lsimpp. The concept combines the ADL-based automation, the timing accurate System-C module extensions and the flexible C++ module library into a sound framework for a multi-processing simulator. The resulting Lsimpp is an extensible simulator which includes a state-of-the-art ASIP multi-core processor model, standard buses, arbiter and memories. In processor models, all the pipeline resources and operations are described in ADL. Based on the automatically generated core models, extensions have been applied to include the standard OCP TL 2 bus. A verification concept is developed to embed the single core test cases for regression tests of the simulator. Empirical experiment results on sample applications demonstrated that the simulator runs correctly with great accuracy and satisfactory performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于ADL的精确多处理模拟器
模拟器在多处理器研究和多核设计中起着至关重要的作用。由于难以及时获得稳定、快速和准确的模拟器,这对多核专用指令集处理器(ASIP)提出了重大挑战。目前,体系结构描述语言(ADL)得益于软件工具链的自动生成,被广泛用于辅助ASIP的设计。本文提出并描述了多处理模拟器的概念及其实现。该概念将基于adl的自动化、定时精确的System-C模块扩展和灵活的c++模块库结合到一个多处理模拟器的健全框架中。由此产生的Lsimpp是一个可扩展的模拟器,包括最先进的ASIP多核处理器模型、标准总线、仲裁器和存储器。在处理器模型中,所有的管道资源和操作都用ADL来描述。基于自动生成的核心模型,已经应用了扩展以包含标准OCP TL 2总线。提出了嵌入模拟器回归测试的单核测试用例的验证概念。实例应用的实验结果表明,该仿真器运行正确,精度高,性能令人满意。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Communication Analysis and Synthesis of Distributed Embedded Network System Validation of ASIP Architecture Description The Hardware/Software Partitioning in Embedded System by Improved Particle Swarm Optimization Algorithm Research on Service Robot Vision Alignment Algorithm Based on the SIFT Characteristic Dual OS Support Peripheral Device Encapsulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1