A novel ternary switching element using CMOS recharge semi floating-gate devices

H. Gundersen, R. Jensen, Y. Berg
{"title":"A novel ternary switching element using CMOS recharge semi floating-gate devices","authors":"H. Gundersen, R. Jensen, Y. Berg","doi":"10.1109/ISMVL.2005.5","DOIUrl":null,"url":null,"abstract":"In this paper we present a novel voltage mode non-inverting CMOS semi floating-gate (SFG) ternary switching element. The design is applicable for reconstructing or refreshing ternary logic signals. The switching points are tuned using capacitive division. A preliminary simulation results from Cadence Spectre with AMS 0.35 /spl mu/m process parameters c35b4 is included.","PeriodicalId":340578,"journal":{"name":"35th International Symposium on Multiple-Valued Logic (ISMVL'05)","volume":"258 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"35th International Symposium on Multiple-Valued Logic (ISMVL'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.2005.5","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

In this paper we present a novel voltage mode non-inverting CMOS semi floating-gate (SFG) ternary switching element. The design is applicable for reconstructing or refreshing ternary logic signals. The switching points are tuned using capacitive division. A preliminary simulation results from Cadence Spectre with AMS 0.35 /spl mu/m process parameters c35b4 is included.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种利用CMOS充电半浮栅器件的新型三元开关元件
本文提出了一种新型的电压模式非反相CMOS半浮栅(SFG)三元开关元件。该设计适用于三元逻辑信号的重构或刷新。开关点是用电容分割调谐的。本文给出了Cadence Spectre在AMS 0.35 /spl mu/m工艺参数c35b4上的初步仿真结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Estimation of average multiple-valued logic circuit size using Monte Carlo simulation technique Implementation and evaluation of a fine-grain multiple-valued field programmable VLSI based on source-coupled logic Many-valued intuitionistic implication and inference closure in a bilattice-based logic Classes of fastest quaternary linearly independent transformations Partially ordered set with residuated t-norm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1